s3c_udc.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127
  1. /*
  2. * drivers/usb/gadget/s3c_udc.h
  3. * Samsung S3C on-chip full/high speed USB device controllers
  4. * Copyright (C) 2005 for Samsung Electronics
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. *
  20. */
  21. #ifndef __S3C_USB_GADGET
  22. #define __S3C_USB_GADGET
  23. #include <asm/errno.h>
  24. #include <linux/usb/ch9.h>
  25. #include <linux/usb/gadget.h>
  26. #include <linux/list.h>
  27. #include <usb/lin_gadget_compat.h>
  28. #define PHY0_SLEEP (1 << 5)
  29. /*-------------------------------------------------------------------------*/
  30. /* DMA bounce buffer size, 16K is enough even for mass storage */
  31. #define DMA_BUFFER_SIZE (4096*4)
  32. #define EP0_FIFO_SIZE 64
  33. #define EP_FIFO_SIZE 512
  34. #define EP_FIFO_SIZE2 1024
  35. /* ep0-control, ep1in-bulk, ep2out-bulk, ep3in-int */
  36. #define S3C_MAX_ENDPOINTS 4
  37. #define S3C_MAX_HW_ENDPOINTS 16
  38. #define WAIT_FOR_SETUP 0
  39. #define DATA_STATE_XMIT 1
  40. #define DATA_STATE_NEED_ZLP 2
  41. #define WAIT_FOR_OUT_STATUS 3
  42. #define DATA_STATE_RECV 4
  43. #define WAIT_FOR_COMPLETE 5
  44. #define WAIT_FOR_OUT_COMPLETE 6
  45. #define WAIT_FOR_IN_COMPLETE 7
  46. #define WAIT_FOR_NULL_COMPLETE 8
  47. #define TEST_J_SEL 0x1
  48. #define TEST_K_SEL 0x2
  49. #define TEST_SE0_NAK_SEL 0x3
  50. #define TEST_PACKET_SEL 0x4
  51. #define TEST_FORCE_ENABLE_SEL 0x5
  52. /* ************************************************************************* */
  53. /* IO
  54. */
  55. enum ep_type {
  56. ep_control, ep_bulk_in, ep_bulk_out, ep_interrupt
  57. };
  58. struct s3c_ep {
  59. struct usb_ep ep;
  60. struct s3c_udc *dev;
  61. const struct usb_endpoint_descriptor *desc;
  62. struct list_head queue;
  63. unsigned long pio_irqs;
  64. int len;
  65. void *dma_buf;
  66. u8 stopped;
  67. u8 bEndpointAddress;
  68. u8 bmAttributes;
  69. enum ep_type ep_type;
  70. int fifo_num;
  71. };
  72. struct s3c_request {
  73. struct usb_request req;
  74. struct list_head queue;
  75. };
  76. struct s3c_udc {
  77. struct usb_gadget gadget;
  78. struct usb_gadget_driver *driver;
  79. struct s3c_plat_otg_data *pdata;
  80. void *dma_buf[S3C_MAX_ENDPOINTS+1];
  81. dma_addr_t dma_addr[S3C_MAX_ENDPOINTS+1];
  82. int ep0state;
  83. struct s3c_ep ep[S3C_MAX_ENDPOINTS];
  84. unsigned char usb_address;
  85. unsigned req_pending:1, req_std:1;
  86. };
  87. extern struct s3c_udc *the_controller;
  88. #define ep_is_in(EP) (((EP)->bEndpointAddress&USB_DIR_IN) == USB_DIR_IN)
  89. #define ep_index(EP) ((EP)->bEndpointAddress&0xF)
  90. #define ep_maxpacket(EP) ((EP)->ep.maxpacket)
  91. extern void otg_phy_init(struct s3c_udc *dev);
  92. extern void otg_phy_off(struct s3c_udc *dev);
  93. extern void s3c_udc_ep_set_stall(struct s3c_ep *ep);
  94. extern int s3c_udc_probe(struct s3c_plat_otg_data *pdata);
  95. struct s3c_plat_otg_data {
  96. int (*phy_control)(int on);
  97. unsigned int regs_phy;
  98. unsigned int regs_otg;
  99. unsigned int usb_phy_ctrl;
  100. unsigned int usb_flags;
  101. };
  102. #endif