tegra20-whistler.dts 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. /dts-v1/;
  2. #include "tegra20.dtsi"
  3. / {
  4. model = "NVIDIA Tegra20 Whistler evaluation board";
  5. compatible = "nvidia,whistler", "nvidia,tegra20";
  6. aliases {
  7. i2c0 = "/i2c@7000d000";
  8. usb0 = "/usb@c5008000";
  9. sdhci0 = "/sdhci@c8000600";
  10. sdhci1 = "/sdhci@c8000400";
  11. };
  12. memory {
  13. device_type = "memory";
  14. reg = < 0x00000000 0x20000000 >;
  15. };
  16. serial@70006000 {
  17. clock-frequency = < 216000000 >;
  18. };
  19. i2c@7000c000 {
  20. status = "disabled";
  21. };
  22. i2c@7000c400 {
  23. status = "disabled";
  24. };
  25. i2c@7000c500 {
  26. status = "disabled";
  27. };
  28. i2c@7000d000 {
  29. clock-frequency = <100000>;
  30. pmic@3c {
  31. compatible = "maxim,max8907b";
  32. reg = <0x3c>;
  33. clk_32k: clock {
  34. compatible = "fixed-clock";
  35. /*
  36. * leave out for now due to CPP:
  37. * #clock-cells = <0>;
  38. */
  39. clock-frequency = <32768>;
  40. };
  41. };
  42. };
  43. usb@c5000000 {
  44. status = "disabled";
  45. };
  46. usb@c5004000 {
  47. status = "disabled";
  48. };
  49. sdhci@c8000400 {
  50. status = "okay";
  51. wp-gpios = <&gpio 173 0>; /* gpio PV5 */
  52. bus-width = <8>;
  53. };
  54. sdhci@c8000600 {
  55. status = "okay";
  56. bus-width = <8>;
  57. };
  58. };