tegra20-harmony.dts 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. /dts-v1/;
  2. #include "tegra20.dtsi"
  3. / {
  4. model = "NVIDIA Tegra20 Harmony evaluation board";
  5. compatible = "nvidia,harmony", "nvidia,tegra20";
  6. aliases {
  7. usb0 = "/usb@c5008000";
  8. usb1 = "/usb@c5004000";
  9. sdhci0 = "/sdhci@c8000600";
  10. sdhci1 = "/sdhci@c8000200";
  11. };
  12. memory {
  13. reg = <0x00000000 0x40000000>;
  14. };
  15. serial@70006300 {
  16. clock-frequency = < 216000000 >;
  17. };
  18. nand-controller@70008000 {
  19. nvidia,wp-gpios = <&gpio 23 0>; /* PC7 */
  20. nvidia,width = <8>;
  21. nvidia,timing = <26 100 20 80 20 10 12 10 70>;
  22. nand@0 {
  23. reg = <0>;
  24. compatible = "hynix,hy27uf4g2b", "nand-flash";
  25. };
  26. };
  27. i2c@7000c000 {
  28. status = "disabled";
  29. };
  30. i2c@7000c400 {
  31. status = "disabled";
  32. };
  33. i2c@7000c500 {
  34. status = "disabled";
  35. };
  36. i2c@7000d000 {
  37. status = "disabled";
  38. };
  39. usb@c5000000 {
  40. status = "disabled";
  41. };
  42. usb@c5004000 {
  43. nvidia,phy-reset-gpio = <&gpio 169 0>; /* gpio PV1 */
  44. };
  45. sdhci@c8000200 {
  46. status = "okay";
  47. cd-gpios = <&gpio 69 1>; /* gpio PI5 */
  48. wp-gpios = <&gpio 57 0>; /* gpio PH1 */
  49. power-gpios = <&gpio 155 0>; /* gpio PT3 */
  50. bus-width = <4>;
  51. };
  52. sdhci@c8000600 {
  53. status = "okay";
  54. cd-gpios = <&gpio 58 1>; /* gpio PH2 */
  55. wp-gpios = <&gpio 59 0>; /* gpio PH3 */
  56. power-gpios = <&gpio 70 0>; /* gpio PI6 */
  57. bus-width = <8>;
  58. };
  59. };