mvsmr.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. #include <pci.h>
  2. extern void pci_mpc5xxx_init(struct pci_controller *);
  3. #define FPGA_DIN MPC5XXX_GPIO_SIMPLE_PSC3_0
  4. #define FPGA_CCLK MPC5XXX_GPIO_SIMPLE_PSC3_1
  5. #define FPGA_DONE MPC5XXX_GPIO_SIMPLE_PSC3_2
  6. #define FPGA_CONFIG MPC5XXX_GPIO_SIMPLE_PSC3_3
  7. #define FPGA_STATUS MPC5XXX_GPIO_SINT_PSC3_4
  8. #define S_FPGA_DIN MPC5XXX_GPIO_SINT_PSC3_5
  9. #define S_FPGA_CCLK MPC5XXX_GPIO_SIMPLE_PSC3_6
  10. #define S_FPGA_DONE MPC5XXX_GPIO_SIMPLE_PSC3_7
  11. #define S_FPGA_CONFIG MPC5XXX_GPIO_SINT_PSC3_8
  12. #define S_FPGA_STATUS MPC5XXX_GPIO_WKUP_PSC3_9
  13. #define MAN_RST MPC5XXX_GPIO_WKUP_PSC6_0
  14. #define WD_TS MPC5XXX_GPIO_WKUP_PSC6_1
  15. #define WD_WDI MPC5XXX_GPIO_SIMPLE_PSC6_2
  16. #define COP_PRESENT MPC5XXX_GPIO_SIMPLE_PSC6_3
  17. #define SERVICE_MODE MPC5XXX_GPIO_WKUP_6
  18. #define FLASH_RBY MPC5XXX_GPIO_WKUP_7
  19. #define UART_EN1 MPC5XXX_GPIO_WKUP_PSC1_4
  20. #define LAN_PRSNT MPC5XXX_GPIO_WKUP_PSC2_4
  21. #define SIMPLE_DDR (FPGA_DIN | FPGA_CCLK | FPGA_CONFIG | WD_WDI |\
  22. S_FPGA_CCLK)
  23. #define SIMPLE_DVO (FPGA_CONFIG)
  24. #define SIMPLE_ODE (FPGA_CONFIG)
  25. #define SIMPLE_GPIOEN (FPGA_DIN | FPGA_CCLK | FPGA_DONE | FPGA_CONFIG |\
  26. S_FPGA_CCLK | S_FPGA_DONE | WD_WDI | COP_PRESENT)
  27. #define SINT_ODE 0x1
  28. #define SINT_DDR 0x3
  29. #define SINT_DVO 0x1
  30. #define SINT_INTEN 0
  31. #define SINT_ITYPE 0
  32. #define SINT_GPIOEN (FPGA_STATUS | S_FPGA_DIN | S_FPGA_CONFIG)
  33. #define WKUP_ODE (MAN_RST | S_FPGA_STATUS)
  34. #define WKUP_DIR (MAN_RST | WD_TS | S_FPGA_STATUS)
  35. #define WKUP_DO (MAN_RST | WD_TS | S_FPGA_STATUS)
  36. #define WKUP_EN (MAN_RST | WD_TS | S_FPGA_STATUS | SERVICE_MODE |\
  37. FLASH_RBY | UART_EN1 | LAN_PRSNT)