tcm-bf537.h 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. /*
  2. * U-boot - Configuration file for TCM-BF537 board
  3. */
  4. #ifndef __CONFIG_TCM_BF537_H__
  5. #define __CONFIG_TCM_BF537_H__
  6. #include <asm/config-pre.h>
  7. /*
  8. * Processor Settings
  9. */
  10. #define CONFIG_BFIN_CPU bf537-0.2
  11. #define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
  12. /*
  13. * Clock Settings
  14. * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
  15. * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
  16. */
  17. /* CONFIG_CLKIN_HZ is any value in Hz */
  18. #define CONFIG_CLKIN_HZ 25000000
  19. /* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
  20. /* 1 = CLKIN / 2 */
  21. #define CONFIG_CLKIN_HALF 0
  22. /* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
  23. /* 1 = bypass PLL */
  24. #define CONFIG_PLL_BYPASS 0
  25. /* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
  26. /* Values can range from 0-63 (where 0 means 64) */
  27. #define CONFIG_VCO_MULT 21
  28. /* CCLK_DIV controls the core clock divider */
  29. /* Values can be 1, 2, 4, or 8 ONLY */
  30. #define CONFIG_CCLK_DIV 1
  31. /* SCLK_DIV controls the system clock divider */
  32. /* Values can range from 1-15 */
  33. #define CONFIG_SCLK_DIV 4
  34. /* Decrease core voltage */
  35. #define CONFIG_VR_CTL_VAL (VLEV_115 | CLKBUFOE | GAIN_20 | FREQ_1000)
  36. /*
  37. * Memory Settings
  38. */
  39. #define CONFIG_MEM_ADD_WDTH 9
  40. #define CONFIG_MEM_SIZE 32
  41. #define CONFIG_EBIU_SDRRC_VAL 0x3f8
  42. #define CONFIG_EBIU_SDGCTL_VAL 0x9111cd
  43. #define CONFIG_EBIU_AMGCTL_VAL (AMBEN_ALL)
  44. #define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
  45. #define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)
  46. #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
  47. #define CONFIG_SYS_MALLOC_LEN (128 * 1024)
  48. /*
  49. * Network Settings
  50. */
  51. #ifndef __ADSPBF534__
  52. #define ADI_CMDS_NETWORK 1
  53. #define CONFIG_BFIN_MAC
  54. #define CONFIG_SMC911X 1
  55. #define CONFIG_SMC911X_BASE 0x20308000
  56. #define CONFIG_SMC911X_16_BIT
  57. #define CONFIG_NETCONSOLE 1
  58. #endif
  59. #define CONFIG_HOSTNAME tcm-bf537
  60. /* Uncomment next line to use fixed MAC address */
  61. /* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */
  62. /*
  63. * Flash Settings
  64. */
  65. #define CONFIG_FLASH_CFI_DRIVER
  66. #define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
  67. #define CONFIG_SYS_FLASH_BASE 0x20000000
  68. #define CONFIG_SYS_FLASH_CFI
  69. #define CONFIG_SYS_FLASH_PROTECTION
  70. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  71. #define CONFIG_SYS_MAX_FLASH_SECT 67
  72. /*
  73. * SPI Settings
  74. */
  75. #define CONFIG_BFIN_SPI
  76. #define CONFIG_ENV_SPI_MAX_HZ 30000000
  77. /*
  78. * Env Storage Settings
  79. */
  80. #define CONFIG_ENV_IS_IN_FLASH 1
  81. #define CONFIG_ENV_OFFSET 0x8000
  82. #define CONFIG_ENV_SIZE 0x8000
  83. #define CONFIG_ENV_SECT_SIZE 0x8000
  84. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
  85. #if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_BYPASS)
  86. #define ENV_IS_EMBEDDED
  87. #endif
  88. #ifdef ENV_IS_EMBEDDED
  89. /* WARNING - the following is hand-optimized to fit within
  90. * the sector before the environment sector. If it throws
  91. * an error during compilation remove an object here to get
  92. * it linked after the configuration sector.
  93. */
  94. # define LDS_BOARD_TEXT \
  95. arch/blackfin/lib/libblackfin.o (.text*); \
  96. arch/blackfin/cpu/libblackfin.o (.text*); \
  97. . = DEFINED(env_offset) ? env_offset : .; \
  98. common/env_embedded.o (.text*);
  99. #endif
  100. /*
  101. * I2C Settings
  102. */
  103. #define CONFIG_BFIN_TWI_I2C 1
  104. #define CONFIG_HARD_I2C 1
  105. /*
  106. * SPI_MMC Settings
  107. */
  108. #define CONFIG_MMC
  109. #define CONFIG_GENERIC_MMC
  110. #define CONFIG_MMC_SPI
  111. /*
  112. * Misc Settings
  113. */
  114. #define CONFIG_BAUDRATE 115200
  115. #define CONFIG_MISC_INIT_R
  116. #define CONFIG_RTC_BFIN
  117. #define CONFIG_UART_CONSOLE 0
  118. #define CONFIG_BOOTCOMMAND "run flashboot"
  119. #define FLASHBOOT_ENV_SETTINGS \
  120. "flashboot=flread 20040000 1000000 300000;" \
  121. "bootm 0x1000000\0"
  122. /*
  123. * Pull in common ADI header for remaining command/environment setup
  124. */
  125. #include <configs/bfin_adi_common.h>
  126. #endif