ns9750dev.h 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194
  1. /*
  2. * Copyright (C) 2004 by FS Forth-Systeme GmbH.
  3. * All rights reserved.
  4. * Markus Pietrek <mpietrek@fsforth.de>
  5. *
  6. * Configuation settings for the NetSilicon NS9750 DevBoard
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /*
  29. * High Level Configuration Options
  30. * (easy to change)
  31. */
  32. #define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
  33. #define CONFIG_NS9750 1 /* in an NetSilicon NS9750 SoC */
  34. #define CONFIG_NS9750DEV 1 /* on an NetSilicon NS9750 DevBoard */
  35. /* input clock of PLL */
  36. #define CONFIG_SYS_CLK_FREQ 324403200 /* Don't use PLL. SW11-4 off */
  37. #define CPU_CLK_FREQ (CONFIG_SYS_CLK_FREQ/2)
  38. #define AHB_CLK_FREQ (CONFIG_SYS_CLK_FREQ/4)
  39. #define BBUS_CLK_FREQ (CONFIG_SYS_CLK_FREQ/8)
  40. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  41. /*@TODO #define CONFIG_STATUS_LED*/
  42. #define CONFIG_USE_IRQ
  43. /*
  44. * Size of malloc() pool
  45. */
  46. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
  47. /*
  48. * Hardware drivers
  49. */
  50. #define CONFIG_NS9750_UART 1 /* use on-chip UART */
  51. /*
  52. * select serial console configuration
  53. */
  54. #define CONFIG_CONS_INDEX 1 /* Port B */
  55. /* allow to overwrite serial and ethaddr */
  56. #define CONFIG_ENV_OVERWRITE
  57. #define CONFIG_BAUDRATE 38400
  58. /*
  59. * BOOTP options
  60. */
  61. #define CONFIG_BOOTP_BOOTFILESIZE
  62. #define CONFIG_BOOTP_BOOTPATH
  63. #define CONFIG_BOOTP_GATEWAY
  64. #define CONFIG_BOOTP_HOSTNAME
  65. /*
  66. * Command line configuration.
  67. */
  68. #define CONFIG_CMD_BDI
  69. #define CONFIG_CMD_CONSOLE
  70. #define CONFIG_CMD_LOADB
  71. #define CONFIG_CMD_LOADS
  72. #define CONFIG_CMD_MEMORY
  73. #define CONFIG_CMD_PING
  74. #define CONFIG_BOOTDELAY 3
  75. /*#define CONFIG_BOOTARGS "root=ramfs devfs=mount console=ttySA0,9600" */
  76. #define CONFIG_ETHADDR 00:04:f3:ff:ff:fb /*@TODO unset */
  77. #define CONFIG_NETMASK 255.255.255.0
  78. #define CONFIG_IPADDR 192.168.42.30
  79. #define CONFIG_SERVERIP 192.168.42.1
  80. /*#define CONFIG_BOOTFILE "elinos-lart" */
  81. /*#define CONFIG_BOOTCOMMAND "tftp; bootm" */
  82. #if defined(CONFIG_CMD_KGDB)
  83. #define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
  84. /* what's this ? it's not used anywhere */
  85. #define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
  86. #endif
  87. /*
  88. * Miscellaneous configurable options
  89. */
  90. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  91. #define CONFIG_SYS_PROMPT "NS9750DEV # " /* Monitor Command Prompt */
  92. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  93. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  94. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  95. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  96. #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
  97. #define CONFIG_SYS_MEMTEST_END 0x00780000 /* 7,5 MB in DRAM */ /* @TODO */
  98. #define CONFIG_SYS_LOAD_ADDR 0x00600000 /* default load address */ /* @TODO */
  99. #define CONFIG_SYS_HZ (CPU_CLK_FREQ/64)
  100. /* valid baudrates */
  101. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  102. #define NS9750_ETH_PHY_ADDRESS (0x0000)
  103. /*-----------------------------------------------------------------------
  104. * Stack sizes
  105. *
  106. * The stack sizes are set up in start.S using the settings below
  107. */
  108. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  109. #ifdef CONFIG_USE_IRQ
  110. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  111. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  112. #endif
  113. /*-----------------------------------------------------------------------
  114. * Physical Memory Map
  115. */
  116. /* TODO */
  117. #define CONFIG_NR_DRAM_BANKS 2 /* we have 1 bank of DRAM */
  118. #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
  119. #define PHYS_SDRAM_1_SIZE 0x00800000 /* 8 MB */
  120. #define PHYS_SDRAM_2 0x10000000 /* SDRAM Bank #1 */
  121. #define PHYS_SDRAM_2_SIZE 0x00800000 /* 8 MB */
  122. #define PHYS_FLASH_1 0x50000000 /* Flash Bank #1 */
  123. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  124. /*-----------------------------------------------------------------------
  125. * FLASH and environment organization
  126. */
  127. /* @TODO*/
  128. #define CONFIG_AMD_LV400 1 /* uncomment this if you have a LV400 flash */
  129. #if 0
  130. #define CONFIG_AMD_LV800 1 /* uncomment this if you have a LV800 flash */
  131. #endif
  132. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  133. #ifdef CONFIG_AMD_LV800
  134. #define PHYS_FLASH_SIZE 0x00100000 /* 1MB */
  135. #define CONFIG_SYS_MAX_FLASH_SECT (19) /* max number of sectors on one chip */
  136. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x0F0000) /* addr of environment */
  137. #endif
  138. #ifdef CONFIG_AMD_LV400
  139. #define PHYS_FLASH_SIZE 0x00080000 /* 512KB */
  140. #define CONFIG_SYS_MAX_FLASH_SECT (11) /* max number of sectors on one chip */
  141. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x070000) /* addr of environment */
  142. #endif
  143. /* timeout values are in ticks */
  144. #define CONFIG_SYS_FLASH_ERASE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
  145. #define CONFIG_SYS_FLASH_WRITE_TOUT (5*CONFIG_SYS_HZ) /* Timeout for Flash Write */
  146. /* @TODO */
  147. /*#define CONFIG_ENV_IS_IN_FLASH 1*/
  148. #define CONFIG_ENV_IS_NOWHERE
  149. #define CONFIG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */
  150. #ifdef CONFIG_STATUS_LED
  151. extern void __led_init(led_id_t mask, int state);
  152. extern void __led_toggle(led_id_t mask);
  153. extern void __led_set(led_id_t mask, int state);
  154. #endif /* CONFIG_STATUS_LED */
  155. #endif /* __CONFIG_H */