sc520.c 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. /*
  2. * (C) Copyright 2008-2011
  3. * Graeme Russ, <graeme.russ@gmail.com>
  4. *
  5. * (C) Copyright 2002
  6. * Daniel Engström, Omicron Ceti AB, <daniel@omicron.se>
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #include <common.h>
  27. #include <asm/io.h>
  28. #include <asm/processor-flags.h>
  29. #include <asm/arch/sc520.h>
  30. DECLARE_GLOBAL_DATA_PTR;
  31. sc520_mmcr_t *sc520_mmcr = (sc520_mmcr_t *)SC520_MMCR_BASE;
  32. int cpu_init_f(void)
  33. {
  34. if (CONFIG_SYS_SC520_HIGH_SPEED) {
  35. /* set it to 133 MHz and write back */
  36. writeb(0x02, &sc520_mmcr->cpuctl);
  37. gd->cpu_clk = 133000000;
  38. } else {
  39. /* set it to 100 MHz and write back */
  40. writeb(0x01, &sc520_mmcr->cpuctl);
  41. gd->cpu_clk = 100000000;
  42. }
  43. /* wait at least one millisecond */
  44. asm("movl $0x2000, %%ecx\n"
  45. "0: pushl %%ecx\n"
  46. "popl %%ecx\n"
  47. "loop 0b\n": : : "ecx");
  48. return x86_cpu_init_f();
  49. }
  50. int cpu_init_r(void)
  51. {
  52. /* Disable the PAR used for CAR */
  53. writel(0x0000000, &sc520_mmcr->par[2]);
  54. /* turn on the SDRAM write buffer */
  55. writeb(0x11, &sc520_mmcr->dbctl);
  56. return x86_cpu_init_r();
  57. }