timer.c 2.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. /*
  2. * (C) Copyright 2009 Alessandro Rubini
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #include <common.h>
  23. #include <asm/io.h>
  24. #include <asm/arch/mtu.h>
  25. /*
  26. * The timer is a decrementer, we'll left it free running at 2.4MHz.
  27. * We have 2.4 ticks per microsecond and an overflow in almost 30min
  28. */
  29. #define TIMER_CLOCK (24 * 100 * 1000)
  30. #define COUNT_TO_USEC(x) ((x) * 5 / 12) /* overflows at 6min */
  31. #define USEC_TO_COUNT(x) ((x) * 12 / 5) /* overflows at 6min */
  32. #define TICKS_PER_HZ (TIMER_CLOCK / CONFIG_SYS_HZ)
  33. #define TICKS_TO_HZ(x) ((x) / TICKS_PER_HZ)
  34. /* macro to read the decrementing 32 bit timer as an increasing count */
  35. #define READ_TIMER() (0 - readl(CONFIG_SYS_TIMERBASE + MTU_VAL(0)))
  36. /* Configure a free-running, auto-wrap counter with no prescaler */
  37. int timer_init(void)
  38. {
  39. ulong val;
  40. writel(MTU_CRn_ENA | MTU_CRn_PRESCALE_1 | MTU_CRn_32BITS,
  41. CONFIG_SYS_TIMERBASE + MTU_CR(0));
  42. /* Reset the timer */
  43. writel(0, CONFIG_SYS_TIMERBASE + MTU_LR(0));
  44. /*
  45. * The load-register isn't really immediate: it changes on clock
  46. * edges, so we must wait for our newly-written value to appear.
  47. * Since we might miss reading 0, wait for any change in value.
  48. */
  49. val = READ_TIMER();
  50. while (READ_TIMER() == val)
  51. ;
  52. return 0;
  53. }
  54. /* Return how many HZ passed since "base" */
  55. ulong get_timer(ulong base)
  56. {
  57. return TICKS_TO_HZ(READ_TIMER()) - base;
  58. }
  59. /* Delay x useconds */
  60. void __udelay(unsigned long usec)
  61. {
  62. ulong ini, end;
  63. ini = READ_TIMER();
  64. end = ini + USEC_TO_COUNT(usec);
  65. while ((signed)(end - READ_TIMER()) > 0)
  66. ;
  67. }