mx1ads.h 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191
  1. /*
  2. * include/configs/mx1ads.h
  3. *
  4. * (c) Copyright 2004
  5. * Techware Information Technology, Inc.
  6. * http://www.techware.com.tw/
  7. *
  8. * Ming-Len Wu <minglen_wu@techware.com.tw>
  9. *
  10. * This is the Configuration setting for Motorola MX1ADS board
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License as
  14. * published by the Free Software Foundation; either version 2 of
  15. * the License, or (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  25. * MA 02111-1307 USA
  26. */
  27. #ifndef __CONFIG_H
  28. #define __CONFIG_H
  29. /*
  30. * High Level Configuration Options
  31. * (easy to change)
  32. */
  33. #define CONFIG_ARM920T 1 /* This is an ARM920T Core */
  34. #define CONFIG_IMX 1 /* It's a Motorola MC9328 SoC */
  35. #define CONFIG_MX1ADS 1 /* on a Motorola MX1ADS Board */
  36. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  37. /*
  38. * Select serial console configuration
  39. */
  40. #define CONFIG_IMX_SERIAL1 /* internal uart 1 */
  41. /* #define _CONFIG_UART2 */ /* internal uart 2 */
  42. /* #define CONFIG_SILENT_CONSOLE */ /* use this to disable output */
  43. #define BOARD_LATE_INIT 1
  44. #define USE_920T_MMU 1
  45. #if 0
  46. #define CFG_MX1_GPCR 0x000003AB /* for MX1ADS 0L44N */
  47. #define CFG_MX1_GPCR 0x000003AB /* for MX1ADS 0L44N */
  48. #define CFG_MX1_GPCR 0x000003AB /* for MX1ADS 0L44N */
  49. #endif
  50. /*
  51. * Size of malloc() pool
  52. */
  53. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  54. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  55. /*
  56. * CS8900 Ethernet drivers
  57. */
  58. #define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */
  59. #define CS8900_BASE 0x15000300
  60. #define CS8900_BUS16 1 /* the Linux driver does accesses as shorts */
  61. /*
  62. * select serial console configuration
  63. */
  64. /* #define CONFIG_UART1 */
  65. /* #define CONFIG_UART2 1 */
  66. #define CONFIG_BAUDRATE 115200
  67. /*
  68. * BOOTP options
  69. */
  70. #define CONFIG_BOOTP_BOOTFILESIZE
  71. #define CONFIG_BOOTP_BOOTPATH
  72. #define CONFIG_BOOTP_GATEWAY
  73. #define CONFIG_BOOTP_HOSTNAME
  74. /*
  75. * Command line configuration.
  76. */
  77. #include <config_cmd_default.h>
  78. #define CONFIG_CMD_CACHE
  79. #define CONFIG_CMD_REGINFO
  80. #define CONFIG_CMD_ELF
  81. #define CONFIG_BOOTDELAY 3
  82. #define CONFIG_BOOTARGS "root=/dev/msdk mem=48M"
  83. #define CONFIG_BOOTFILE "mx1ads"
  84. #define CONFIG_BOOTCOMMAND "tftp; bootm"
  85. #if defined(CONFIG_CMD_KGDB)
  86. #define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
  87. /* what's this ? it's not used anywhere */
  88. #define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
  89. #endif
  90. /*
  91. * Miscellaneous configurable options
  92. */
  93. #define CFG_HUSH_PARSER 1
  94. #define CFG_PROMPT_HUSH_PS2 "> "
  95. #define CFG_LONGHELP /* undef to save memory */
  96. #ifdef CFG_HUSH_PARSER
  97. #define CFG_PROMPT "MX1ADS$ " /* Monitor Command Prompt */
  98. #else
  99. #define CFG_PROMPT "MX1ADS=> " /* Monitor Command Prompt */
  100. #endif
  101. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  102. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
  103. /* Print Buffer Size */
  104. #define CFG_MAXARGS 16 /* max number of command args */
  105. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  106. #define CFG_MEMTEST_START 0x09000000 /* memtest works on */
  107. #define CFG_MEMTEST_END 0x0AF00000 /* 63 MB in DRAM */
  108. #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
  109. #define CFG_LOAD_ADDR 0x08800000 /* default load address */
  110. /*#define CFG_HZ 1000 */
  111. #define CFG_HZ 3686400
  112. #define CFG_CPUSPEED 0x141
  113. /* valid baudrates */
  114. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  115. /*-----------------------------------------------------------------------
  116. * Stack sizes
  117. *
  118. * The stack sizes are set up in start.S using the settings below
  119. */
  120. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  121. #ifdef CONFIG_USE_IRQ
  122. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  123. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  124. #endif
  125. /*-----------------------------------------------------------------------
  126. * Physical Memory Map
  127. */
  128. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of SDRAM */
  129. #define PHYS_SDRAM_1 0x08000000 /* SDRAM on CSD0 */
  130. #define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */
  131. #define CFG_MAX_FLASH_BANKS 1 /* 1 bank of SyncFlash */
  132. #define CFG_FLASH_BASE 0x0C000000 /* SyncFlash on CSD1 */
  133. #define FLASH_BANK_SIZE 0x01000000 /* 16 MB Total */
  134. /*-----------------------------------------------------------------------
  135. * FLASH and environment organization
  136. */
  137. #define CONFIG_SYNCFLASH 1
  138. #define PHYS_FLASH_SIZE 0x01000000
  139. #define CFG_MAX_FLASH_SECT (16)
  140. #define CFG_ENV_ADDR (CFG_FLASH_BASE+0x00ff8000)
  141. #define CFG_ENV_IS_IN_FLASH 1
  142. #define CFG_ENV_SIZE 0x04000 /* Total Size of Environment Sector */
  143. #define CFG_ENV_SECT_SIZE 0x100000
  144. /*-----------------------------------------------------------------------
  145. * Enable passing ATAGS
  146. */
  147. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  148. #define CONFIG_SETUP_MEMORY_TAGS 1
  149. #define CONFIG_SYS_CLK_FREQ 16780000
  150. #define CONFIG_SYSPLL_CLK_FREQ 16000000
  151. #endif /* __CONFIG_H */