hardware.h 2.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. /*
  2. * linux/include/asm-arm/arch-at91/hardware.h
  3. *
  4. * Copyright (C) 2003 SAN People
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #ifndef __ASM_ARCH_HARDWARE_H
  21. #define __ASM_ARCH_HARDWARE_H
  22. #include <asm/sizes.h>
  23. #ifndef __ASSEMBLY__
  24. #include "AT91RM9200.h"
  25. #else
  26. #include "AT91RM9200_inc.h"
  27. #endif
  28. /* AT91RM92000 clocks */
  29. #define AT91_MAIN_CLOCK 179712000 /* from 18.432 MHz crystal (18432000 / 4 * 39) */
  30. #define AT91_MASTER_CLOCK 59904000 /* peripheral clock (AT91C_MASTER_CLOCK / 3) */
  31. #define AT91_SLOW_CLOCK 32768 /* slow clock */
  32. /* Virtual and Physical base address for system peripherals */
  33. #define AT91_SYS_BASE 0xFFFFF000 /*4K */
  34. /* Virtual and Physical base addresses of user peripherals */
  35. #define AT91_SPI_BASE 0xFFFE0000 /*16K */
  36. #define AT91_SSC2_BASE 0xFFFD8000 /*16K */
  37. #define AT91_SSC1_BASE 0xFFFD4000 /*16K */
  38. #define AT91_SSC0_BASE 0xFFFD0000 /*16K */
  39. #define AT91_USART3_BASE 0xFFFCC000 /*16K */
  40. #define AT91_USART2_BASE 0xFFFC8000 /*16K */
  41. #define AT91_USART1_BASE 0xFFFC4000 /*16K */
  42. #define AT91_USART0_BASE 0xFFFC0000 /*16K */
  43. #define AT91_EMAC_BASE 0xFFFBC000 /*16K */
  44. #define AT91_TWI_BASE 0xFFFB8000 /*16K */
  45. #define AT91_MCI_BASE 0xFFFB4000 /*16K */
  46. #define AT91_UDP_BASE 0xFFFB0000 /*16K */
  47. #define AT91_TCB1_BASE 0xFFFA4000 /*16K */
  48. #define AT91_TCB0_BASE 0xFFFA0000 /*16K */
  49. /*
  50. * Where in virtual memory the IO devices (timers, system controllers
  51. * and so on)
  52. */
  53. #define AT91_IO_BASE 0xF0000000 /* Virt/Phys Address of IO */
  54. /* FLASH */
  55. #define AT91_FLASH_BASE 0x10000000 /* NCS0 */
  56. /* SDRAM */
  57. #define AT91_SDRAM_BASE 0x20000000 /* NCS1 */
  58. /* SmartMedia */
  59. #define AT91_SMARTMEDIA_BASE 0x40000000 /* NCS3 */
  60. /* Definition of interrupt priority levels */
  61. #define AT91C_AIC_PRIOR_0 AT91C_AIC_PRIOR_LOWEST
  62. #define AT91C_AIC_PRIOR_1 ((unsigned int) 0x1)
  63. #define AT91C_AIC_PRIOR_2 ((unsigned int) 0x2)
  64. #define AT91C_AIC_PRIOR_3 ((unsigned int) 0x3)
  65. #define AT91C_AIC_PRIOR_4 ((unsigned int) 0x4)
  66. #define AT91C_AIC_PRIOR_5 ((unsigned int) 0x5)
  67. #define AT91C_AIC_PRIOR_6 ((unsigned int) 0x6)
  68. #define AT91C_AIC_PRIOR_7 AT91C_AIC_PRIOR_HIGEST
  69. #endif