at91rm9200dk.c 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * (C) Copyright 2002
  3. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Marius Groeger <mgroeger@sysgo.de>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <common.h>
  25. #include <asm/arch/AT91RM9200.h>
  26. /* ------------------------------------------------------------------------- */
  27. /*
  28. * Miscelaneous platform dependent initialisations
  29. */
  30. int board_init(void)
  31. {
  32. DECLARE_GLOBAL_DATA_PTR;
  33. /* memory and cpu-speed are setup before relocation */
  34. /* so we do _nothing_ here */
  35. /* arch number of AT91RM9200DK-Board */
  36. gd->bd->bi_arch_number = 251;
  37. /* adress of boot parameters */
  38. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  39. return 0;
  40. }
  41. int dram_init(void)
  42. {
  43. DECLARE_GLOBAL_DATA_PTR;
  44. gd->bd->bi_dram[0].start = PHYS_SDRAM;
  45. gd->bd->bi_dram[0].size = PHYS_SDRAM_SIZE;
  46. return 0;
  47. }
  48. /*
  49. * Disk On Chip (NAND) Millenium initialization.
  50. * The NAND lives in the CS2* space
  51. */
  52. #if (CONFIG_COMMANDS & CFG_CMD_NAND)
  53. extern void
  54. nand_probe(ulong physadr);
  55. #define AT91_SMARTMEDIA_BASE 0x40000000 /* physical address to access memory on NCS3 */
  56. void
  57. nand_init(void)
  58. {
  59. /* Setup Smart Media, fitst enable the address range of CS3 */
  60. *AT91C_EBI_CSA |= AT91C_EBI_CS3A_SMC_SmartMedia;
  61. /* set the bus interface characteristics based on
  62. tDS Data Set up Time 30 - ns
  63. tDH Data Hold Time 20 - ns
  64. tALS ALE Set up Time 20 - ns
  65. 16ns at 60 MHz ~= 3 */
  66. /*memory mapping structures */
  67. #define SM_ID_RWH (5 << 28)
  68. #define SM_RWH (1 << 28)
  69. #define SM_RWS (0 << 24)
  70. #define SM_TDF (1 << 8)
  71. #define SM_NWS (3)
  72. AT91C_BASE_SMC2->SMC2_CSR[3] = ( SM_RWH|SM_RWS | AT91C_SMC2_ACSS_STANDARD |
  73. AT91C_SMC2_DBW_8 | SM_TDF |
  74. AT91C_SMC2_WSEN | SM_NWS);
  75. /* enable the SMOE line PC0=SMCE, A21=CLE, A22=ALE */
  76. *AT91C_PIOC_ASR = AT91C_PC0_BFCK | AT91C_PC1_BFRDY_SMOE | AT91C_PC3_BFBAA_SMWE;
  77. *AT91C_PIOC_PDR = AT91C_PC0_BFCK | AT91C_PC1_BFRDY_SMOE | AT91C_PC3_BFBAA_SMWE;
  78. /* Configure PC2 as input (signal READY of the SmartMedia) */
  79. *AT91C_PIOC_PER = AT91C_PC2_BFAVD; /* enable direct output enable */
  80. *AT91C_PIOC_ODR = AT91C_PC2_BFAVD; /* disable output */
  81. /* Configure PB1 as input (signal Card Detect of the SmartMedia) */
  82. *AT91C_PIOB_PER = AT91C_PIO_PB1; /* enable direct output enable */
  83. *AT91C_PIOB_ODR = AT91C_PIO_PB1; /* disable output */
  84. if (*AT91C_PIOB_PDSR & AT91C_PIO_PB1)
  85. printf ("No ");
  86. printf ("SmartMedia card inserted\n");
  87. printf("Probing at 0x%.8x\n", AT91_SMARTMEDIA_BASE);
  88. nand_probe(AT91_SMARTMEDIA_BASE);
  89. }
  90. #endif