Etusivu Tutki Apua
Rekisteröidy Kirjaudu sisään
phyus
/
uboot-vybrid_public
8
0
Fork 0
Tiedostot Ongelmat 0 Pull-pyynnöt 0 Wiki
Puu: 84f7411cb9
Haarat Tagit
uboot-vybrid_pu...
/
board
/
shannon
/
lowlevel_init.S

lowlevel_init.S 2.1 KB
Historia Raaka

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192 
  1. /*
    2. 

  2.  * Memory Setup stuff - taken from blob memsetup.S
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 1999 2000 2001 Erik Mouw (J.A.K.Mouw@its.tudelft.nl) and
    5. 

  5.  *                     Jan-Derk Bakker (J.D.Bakker@its.tudelft.nl)
    6. 

  6.  *
    7. 

  7.  * See file CREDITS for list of people who contributed to this
    8. 

  8.  * project.
    9. 

  9.  *
    10. 

  10.  * This program is free software; you can redistribute it and/or
    11. 

  11.  * modify it under the terms of the GNU General Public License as
    12. 

  12.  * published by the Free Software Foundation; either version 2 of
    13. 

  13.  * the License, or (at your option) any later version.
    14. 

  14.  *
    15. 

  15.  * This program is distributed in the hope that it will be useful,
    16. 

  16.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    17. 

  17.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    18. 

  18.  * GNU General Public License for more details.
    19. 

  19.  *
    20. 

  20.  * You should have received a copy of the GNU General Public License
    21. 

  21.  * along with this program; if not, write to the Free Software
    22. 

  22.  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
    23. 

  23.  * MA 02111-1307 USA
    24. 

  24.  */
    25. 

  25. 

  26. 

  27. #include <config.h>
    28. 

  28. #include <version.h>
    29. 

  29. 

  30. 

  31. /* some parameters for the board */
    32. 

  32. 

  33. MEM_BASE:	.long	0xa0000000
    34. 

  34. MEM_START:	.long	0xc0000000
    35. 

  35. 

  36. #define	MDCNFG	0x00
    37. 

  37. #define MDCAS0	0x04
    38. 

  38. #define MDCAS1	0x08
    39. 

  39. #define MDCAS2	0x0c
    40. 

  40. #define MSC0	0x10
    41. 

  41. #define MSC1	0x14
    42. 

  42. #define MECR	0x18
    43. 

  43. 

  44. mdcas0:		.long	0xc71c703f @ cccccccf
    45. 

  45. mdcas1:		.long	0xffc71c71 @ fffffffc
    46. 

  46. mdcas2:		.long	0xffffffff @ ffffffff
    47. 

  47. mdcnfg:		.long	0x0334b21f @ 9326991f
    48. 

  48. msc0:		.long   0xfff84458 @ 42304230
    49. 

  49. msc1:		.long	0xffffffff @ 20182018
    50. 

  50. mecr:		.long	0x7fff7fff @ 01000000
    51. 

  51. 

  52. /* setting up the memory */
    53. 

  53. 

  54. .globl lowlevel_init
    55. 

  55. lowlevel_init:
    56. 

  56. 	ldr	r0, MEM_BASE
    57. 

  57. 

  58. 	/* Setup the flash memory */
    59. 

  59. 	ldr	r1, msc0
    60. 

  60. 	str	r1, [r0, #MSC0]
    61. 

  61. 

  62. 	/* Set up the DRAM */
    63. 

  63. 

  64. 	/* MDCAS0 */
    65. 

  65. 	ldr	r1, mdcas0
    66. 

  66. 	str	r1, [r0, #MDCAS0]
    67. 

  67. 

  68. 	/* MDCAS1 */
    69. 

  69. 	ldr	r1, mdcas1
    70. 

  70. 	str	r1, [r0, #MDCAS1]
    71. 

  71. 

  72. 	/* MDCAS2 */
    73. 

  73. 	ldr	r1, mdcas2
    74. 

  74. 	str	r1, [r0, #MDCAS2]
    75. 

  75. 

  76. 	/* MDCNFG */
    77. 

  77. 	ldr	r1, mdcnfg
    78. 

  78. 	str	r1, [r0, #MDCNFG]
    79. 

  79. 

  80. 	/* Set up PCMCIA space */
    81. 

  81. 	ldr	r1, mecr
    82. 

  82. 	str	r1, [r0, #MECR]
    83. 

  83. 

  84. 	/* Load something to activate bank */
    85. 

  85. 	ldr	r1, MEM_START
    86. 

  86. 

  87. .rept	8
    88. 

  88. 	ldr	r0, [r1]
    89. 

  89. .endr
    90. 

  90. 

  91. 	/* everything is fine now */
    92. 

  92. 	mov	pc, lr
    93.