omap3_evm_common.h 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293
  1. /*
  2. * Common configuration settings for the TI OMAP3 EVM board.
  3. *
  4. * Copyright (C) 2006-2011 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed "as is" WITHOUT ANY WARRANTY of any
  12. * kind, whether express or implied; without even the implied warranty
  13. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef __OMAP3_EVM_COMMON_H
  17. #define __OMAP3_EVM_COMMON_H
  18. /*
  19. * High level configuration options
  20. */
  21. #define CONFIG_OMAP /* This is TI OMAP core */
  22. #define CONFIG_OMAP34XX /* belonging to 34XX family */
  23. #define CONFIG_SDRC /* The chip has SDRC controller */
  24. #define CONFIG_OMAP3_EVM /* This is a OMAP3 EVM */
  25. #define CONFIG_OMAP3_MICRON_DDR /* with MICRON DDR part */
  26. #define CONFIG_TWL4030_POWER /* with TWL4030 PMIC */
  27. #undef CONFIG_USE_IRQ /* no support for IRQs */
  28. /*
  29. * Clock related definitions
  30. */
  31. #define V_OSCK 26000000 /* Clock output from T2 */
  32. #define V_SCLK (V_OSCK >> 1)
  33. /*
  34. * OMAP3 has 12 GP timers, they can be driven by the system clock
  35. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  36. * This rate is divided by a local divisor.
  37. */
  38. #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
  39. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  40. #define CONFIG_SYS_HZ 1000
  41. /* Size of environment - 128KB */
  42. #define CONFIG_ENV_SIZE (128 << 10)
  43. /* Size of malloc pool */
  44. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
  45. /*
  46. * Stack sizes
  47. * These values are used in start.S
  48. */
  49. #define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
  50. #ifdef CONFIG_USE_IRQ
  51. #define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack 4 KiB */
  52. #define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack 4 KiB */
  53. #endif
  54. /*
  55. * Physical Memory Map
  56. * Note 1: CS1 may or may not be populated
  57. * Note 2: SDRAM size is expected to be at least 32MB
  58. */
  59. #define CONFIG_NR_DRAM_BANKS 2
  60. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  61. #define PHYS_SDRAM_1_SIZE (32 << 20)
  62. #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
  63. /* SDRAM Bank Allocation method */
  64. #define SDRC_R_B_C
  65. /* Limits for memtest */
  66. #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
  67. #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
  68. 0x01F00000) /* 31MB */
  69. /* Default load address */
  70. #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
  71. /* -----------------------------------------------------------------------------
  72. * Hardware drivers
  73. * -----------------------------------------------------------------------------
  74. */
  75. /*
  76. * NS16550 Configuration
  77. */
  78. #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  79. #define CONFIG_SYS_NS16550
  80. #define CONFIG_SYS_NS16550_SERIAL
  81. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  82. #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
  83. /*
  84. * select serial console configuration
  85. */
  86. #define CONFIG_CONS_INDEX 1
  87. #define CONFIG_SERIAL1 1 /* UART1 on OMAP3 EVM */
  88. #define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
  89. #define CONFIG_BAUDRATE 115200
  90. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  91. 115200}
  92. /*
  93. * I2C
  94. */
  95. #define CONFIG_HARD_I2C
  96. #define CONFIG_DRIVER_OMAP34XX_I2C
  97. #define CONFIG_SYS_I2C_SPEED 100000
  98. #define CONFIG_SYS_I2C_SLAVE 1
  99. #define CONFIG_SYS_I2C_BUS 0
  100. #define CONFIG_SYS_I2C_BUS_SELECT 1
  101. /*
  102. * PISMO support
  103. */
  104. #define PISMO1_NAND_SIZE GPMC_SIZE_128M
  105. #define PISMO1_ONEN_SIZE GPMC_SIZE_128M
  106. /* Monitor at start of flash - Reserve 2 sectors */
  107. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  108. #define CONFIG_SYS_MONITOR_LEN (256 << 10)
  109. /* Start location & size of environment */
  110. #define ONENAND_ENV_OFFSET 0x260000
  111. #define SMNAND_ENV_OFFSET 0x260000
  112. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  113. /*
  114. * NAND
  115. */
  116. /* Physical address to access NAND */
  117. #define CONFIG_SYS_NAND_ADDR NAND_BASE
  118. /* Physical address to access NAND at CS0 */
  119. #define CONFIG_SYS_NAND_BASE NAND_BASE
  120. /* Max number of NAND devices */
  121. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  122. /* Timeout values (in ticks) */
  123. #define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
  124. #define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
  125. /* Flash banks JFFS2 should use */
  126. #define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
  127. CONFIG_SYS_MAX_NAND_DEVICE)
  128. #define CONFIG_SYS_JFFS2_MEM_NAND
  129. #define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
  130. #define CONFIG_SYS_JFFS2_NUM_BANKS 1
  131. #define CONFIG_JFFS2_NAND
  132. /* nand device jffs2 lives on */
  133. #define CONFIG_JFFS2_DEV "nand0"
  134. /* Start of jffs2 partition */
  135. #define CONFIG_JFFS2_PART_OFFSET 0x680000
  136. /* Size of jffs2 partition */
  137. #define CONFIG_JFFS2_PART_SIZE 0xf980000
  138. /*
  139. * USB
  140. */
  141. #ifdef CONFIG_USB_OMAP3
  142. #ifdef CONFIG_MUSB_HCD
  143. #define CONFIG_CMD_USB
  144. #define CONFIG_USB_STORAGE
  145. #define CONGIG_CMD_STORAGE
  146. #define CONFIG_CMD_FAT
  147. #ifdef CONFIG_USB_KEYBOARD
  148. #define CONFIG_SYS_USB_EVENT_POLL
  149. #define CONFIG_PREBOOT "usb start"
  150. #endif /* CONFIG_USB_KEYBOARD */
  151. #endif /* CONFIG_MUSB_HCD */
  152. #ifdef CONFIG_MUSB_UDC
  153. /* USB device configuration */
  154. #define CONFIG_USB_DEVICE
  155. #define CONFIG_USB_TTY
  156. #define CONFIG_SYS_CONSOLE_IS_IN_ENV
  157. /* Change these to suit your needs */
  158. #define CONFIG_USBD_VENDORID 0x0451
  159. #define CONFIG_USBD_PRODUCTID 0x5678
  160. #define CONFIG_USBD_MANUFACTURER "Texas Instruments"
  161. #define CONFIG_USBD_PRODUCT_NAME "EVM"
  162. #endif /* CONFIG_MUSB_UDC */
  163. #endif /* CONFIG_USB_OMAP3 */
  164. /* ----------------------------------------------------------------------------
  165. * U-boot features
  166. * ----------------------------------------------------------------------------
  167. */
  168. #define CONFIG_SYS_PROMPT "OMAP3_EVM # "
  169. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  170. #define CONFIG_SYS_MAXARGS 16 /* max args for a command */
  171. #define CONFIG_MISC_INIT_R
  172. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  173. #define CONFIG_SETUP_MEMORY_TAGS
  174. #define CONFIG_INITRD_TAG
  175. #define CONFIG_REVISION_TAG
  176. /* Size of Console IO buffer */
  177. #define CONFIG_SYS_CBSIZE 512
  178. /* Size of print buffer */
  179. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  180. sizeof(CONFIG_SYS_PROMPT) + 16)
  181. /* Size of bootarg buffer */
  182. #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
  183. #define CONFIG_BOOTFILE "uImage"
  184. /*
  185. * NAND / OneNAND
  186. */
  187. #if defined(CONFIG_CMD_NAND)
  188. #define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
  189. #define CONFIG_NAND_OMAP_GPMC
  190. #define GPMC_NAND_ECC_LP_x16_LAYOUT
  191. #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
  192. #elif defined(CONFIG_CMD_ONENAND)
  193. #define CONFIG_SYS_FLASH_BASE PISMO1_ONEN_BASE
  194. #define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
  195. #endif
  196. #if !defined(CONFIG_ENV_IS_NOWHERE)
  197. #if defined(CONFIG_CMD_NAND)
  198. #define CONFIG_ENV_IS_IN_NAND
  199. #elif defined(CONFIG_CMD_ONENAND)
  200. #define CONFIG_ENV_IS_IN_ONENAND
  201. #define CONFIG_ENV_OFFSET ONENAND_ENV_OFFSET
  202. #endif
  203. #endif /* CONFIG_ENV_IS_NOWHERE */
  204. #define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET
  205. #if defined(CONFIG_CMD_NET)
  206. /* Ethernet (SMSC9115 from SMSC9118 family) */
  207. #define CONFIG_NET_MULTI
  208. #define CONFIG_SMC911X
  209. #define CONFIG_SMC911X_32_BIT
  210. #define CONFIG_SMC911X_BASE 0x2C000000
  211. /* BOOTP fields */
  212. #define CONFIG_BOOTP_SUBNETMASK 0x00000001
  213. #define CONFIG_BOOTP_GATEWAY 0x00000002
  214. #define CONFIG_BOOTP_HOSTNAME 0x00000004
  215. #define CONFIG_BOOTP_BOOTPATH 0x00000010
  216. #endif /* CONFIG_CMD_NET */
  217. /* Support for relocation */
  218. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  219. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  220. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  221. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  222. CONFIG_SYS_INIT_RAM_SIZE - \
  223. GENERATED_GBL_DATA_SIZE)
  224. /* -----------------------------------------------------------------------------
  225. * Board specific
  226. * -----------------------------------------------------------------------------
  227. */
  228. #define CONFIG_SYS_NO_FLASH
  229. /* Uncomment to define the board revision statically */
  230. /* #define CONFIG_STATIC_BOARD_REV OMAP3EVM_BOARD_GEN_2 */
  231. #define CONFIG_SYS_CACHELINE_SIZE 64
  232. #endif /* __OMAP3_EVM_COMMON_H */