voiceblue.h 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243
  1. /*
  2. * (C) Copyright 2005 2N TELEKOMUNIKACE, Ladislav Michl
  3. *
  4. * Configuation settings for the TI OMAP VoiceBlue board.
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * version 2 as published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. #include <configs/omap1510.h>
  26. #define CONFIG_ARM925T 1 /* This is an arm925t CPU */
  27. #define CONFIG_OMAP 1 /* in a TI OMAP core */
  28. #define CONFIG_OMAP1510 1 /* which is in a 5910 */
  29. /* Input clock of PLL */
  30. #define CONFIG_SYS_CLK_FREQ 150000000 /* 150MHz input clock */
  31. #define CONFIG_XTAL_FREQ 12000000
  32. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  33. #define CONFIG_MISC_INIT_R /* There is nothing to really init */
  34. #define BOARD_LATE_INIT /* but we flash the LEDs here */
  35. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  36. #define CONFIG_SETUP_MEMORY_TAGS 1
  37. #define CONFIG_INITRD_TAG 1
  38. #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
  39. /*
  40. * Physical Memory Map
  41. */
  42. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
  43. #define PHYS_SDRAM_1 0x10000000 /* SDRAM Bank #1 */
  44. #define PHYS_SDRAM_1_SIZE (64 * 1024 * 1024)
  45. #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
  46. #define CONFIG_SYS_LOAD_ADDR PHYS_SDRAM_1 + 0x400000 /* default load address */
  47. /*
  48. * FLASH organization
  49. */
  50. #define CONFIG_SYS_FLASH_CFI /* Flash is CFI conformant */
  51. #define CONFIG_FLASH_CFI_DRIVER /* Use the common driver */
  52. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  53. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  54. /* FIXME: Does not work on AMD flash */
  55. /* #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 */ /* use buffered writes (20x faster) */
  56. #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max # of sectors on one chip */
  57. #define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
  58. #define CONFIG_SYS_MONITOR_LEN (256 * 1024)
  59. /*
  60. * Environment settings
  61. */
  62. #define CONFIG_ENV_IS_IN_FLASH
  63. #define CONFIG_ENV_ADDR (PHYS_FLASH_1 + CONFIG_SYS_MONITOR_LEN)
  64. #define CONFIG_ENV_SIZE (8 * 1024)
  65. #define CONFIG_ENV_SECT_SIZE (64 * 1024)
  66. #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
  67. #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
  68. #define CONFIG_ENV_OVERWRITE
  69. /*
  70. * Size of malloc() pool and stack
  71. */
  72. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  73. #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
  74. #define CONFIG_STACKSIZE (1 * 1024 * 1024)
  75. #define PHYS_SDRAM_1_RESERVED (CONFIG_SYS_MONITOR_LEN + CONFIG_SYS_MALLOC_LEN + CONFIG_STACKSIZE)
  76. /*
  77. * Hardware drivers
  78. */
  79. #define CONFIG_DRIVER_SMC91111
  80. #define CONFIG_SMC91111_BASE 0x08000300
  81. #define CONFIG_HARD_I2C
  82. #define CONFIG_SYS_I2C_SPEED 100000
  83. #define CONFIG_SYS_I2C_SLAVE 1
  84. #define CONFIG_DRIVER_OMAP1510_I2C
  85. #define CONFIG_RTC_DS1307
  86. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  87. /*
  88. * NS16550 Configuration
  89. */
  90. #define CONFIG_SYS_NS16550
  91. #define CONFIG_SYS_NS16550_SERIAL
  92. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  93. #define CONFIG_SYS_NS16550_CLK (CONFIG_XTAL_FREQ) /* can be 12M/32Khz or 48Mhz */
  94. #define CONFIG_SYS_NS16550_COM1 OMAP1510_UART1_BASE /* uart1 */
  95. #define CONFIG_CONS_INDEX 1
  96. #define CONFIG_BAUDRATE 115200
  97. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  98. /*
  99. * Command line configuration.
  100. */
  101. #include <config_cmd_default.h>
  102. #define CONFIG_CMD_BDI
  103. #define CONFIG_CMD_BOOTD
  104. #define CONFIG_CMD_DHCP
  105. #define CONFIG_CMD_SAVEENV
  106. #define CONFIG_CMD_FLASH
  107. #define CONFIG_CMD_IMI
  108. #define CONFIG_CMD_JFFS2
  109. #define CONFIG_CMD_LOADB
  110. #define CONFIG_CMD_MEMORY
  111. #define CONFIG_CMD_NET
  112. #define CONFIG_CMD_PING
  113. #define CONFIG_CMD_RUN
  114. /*
  115. * BOOTP options
  116. */
  117. #define CONFIG_BOOTP_SUBNETMASK
  118. #define CONFIG_BOOTP_GATEWAY
  119. #define CONFIG_BOOTP_HOSTNAME
  120. #define CONFIG_BOOTP_BOOTPATH
  121. #define CONFIG_LOOPW
  122. #define CONFIG_BOOTDELAY 3
  123. #define CONFIG_ZERO_BOOTDELAY_CHECK /* allow to break in always */
  124. #undef CONFIG_BOOTARGS /* the boot command will set bootargs*/
  125. #define CONFIG_SYS_AUTOLOAD "n" /* No autoload */
  126. #define CONFIG_BOOTCOMMAND "run nboot"
  127. #define CONFIG_PREBOOT "run setup"
  128. #define CONFIG_EXTRA_ENV_SETTINGS \
  129. "silent=1\0" \
  130. "ospart=0\0" \
  131. "bootfile=/boot/uImage\0" \
  132. "setpart=" \
  133. "if test -n $swapos; then " \
  134. "setenv swapos; saveenv; " \
  135. "if test $ospart -eq 0; then setenv ospart 1; else setenv ospart 0; fi; "\
  136. "fi\0" \
  137. "setup=setenv bootargs console=ttyS0,$baudrate " \
  138. "mtdparts=$mtdparts\0" \
  139. "nfsargs=setenv bootargs $bootargs " \
  140. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname::off " \
  141. "nfsroot=$rootpath root=/dev/nfs\0" \
  142. "flashargs=run setpart; setenv bootargs $bootargs " \
  143. "root=mtd:data$ospart ro " \
  144. "rootfstype=jffs2\0" \
  145. "initrdargs=setenv bootargs $bootargs " \
  146. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname::off\0" \
  147. "fboot=run flashargs; chpart data$ospart; fsload; bootm\0" \
  148. "mboot=bootp; run initrdargs; tftp; bootm\0" \
  149. "nboot=bootp; run nfsargs; tftp; bootm\0"
  150. #define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
  151. #if 1 /* feel free to disable for development */
  152. #define CONFIG_AUTOBOOT_KEYED /* Enable password protection */
  153. #define CONFIG_AUTOBOOT_PROMPT "\nVoiceBlue Enterprise - booting...\n"
  154. #define CONFIG_AUTOBOOT_DELAY_STR "." /* 1st "password" */
  155. #endif
  156. /*
  157. * JFFS2 partitions (mtdparts command line support)
  158. */
  159. #define CONFIG_CMD_MTDPARTS
  160. #define MTDIDS_DEFAULT "nor0=omapflash.0"
  161. #define MTDPARTS_DEFAULT "mtdparts=omapflash.0:256k(u-boot),64k(env),64k(r_env),16192k(data0),-(data1)"
  162. /*
  163. * Miscellaneous configurable options
  164. */
  165. #define CONFIG_SYS_HUSH_PARSER
  166. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  167. #define CONFIG_AUTO_COMPLETE
  168. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  169. #define CONFIG_SYS_PROMPT "# " /* Monitor Command Prompt */
  170. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  171. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  172. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  173. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  174. #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_1
  175. #define CONFIG_SYS_MEMTEST_END PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE - PHYS_SDRAM_1_RESERVED
  176. /* The 1510 has 3 timers, they can be driven by the RefClk (12Mhz) or by DPLL1.
  177. * This time is further subdivided by a local divisor.
  178. */
  179. #define CONFIG_SYS_TIMERBASE OMAP1510_TIMER1_BASE
  180. #define CONFIG_SYS_PTV 7 /* 2^(PTV+1), divide by 256 */
  181. #define CONFIG_SYS_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CONFIG_SYS_PTV))
  182. #define OMAP5910_DPLL_DIV 1
  183. #define OMAP5910_DPLL_MUL ((CONFIG_SYS_CLK_FREQ * \
  184. (1 << OMAP5910_DPLL_DIV)) / CONFIG_XTAL_FREQ)
  185. #define OMAP5910_ARM_PER_DIV 2 /* CKL/4 */
  186. #define OMAP5910_LCD_DIV 2 /* CKL/4 */
  187. #define OMAP5910_ARM_DIV 0 /* CKL/1 */
  188. #define OMAP5910_DSP_DIV 0 /* CKL/1 */
  189. #define OMAP5910_TC_DIV 1 /* CKL/2 */
  190. #define OMAP5910_DSP_MMU_DIV 1 /* CKL/2 */
  191. #define OMAP5910_ARM_TIM_SEL 1 /* CKL used for MPU timers */
  192. #define OMAP5910_ARM_EN_CLK 0x03d6 /* 0000 0011 1101 0110b Clock Enable */
  193. #define OMAP5910_ARM_CKCTL ((OMAP5910_ARM_PER_DIV) | \
  194. (OMAP5910_LCD_DIV << 2) | \
  195. (OMAP5910_ARM_DIV << 4) | \
  196. (OMAP5910_DSP_DIV << 6) | \
  197. (OMAP5910_TC_DIV << 8) | \
  198. (OMAP5910_DSP_MMU_DIV << 10) | \
  199. (OMAP5910_ARM_TIM_SEL << 12))
  200. #define VOICEBLUE_LED_REG 0x04030000
  201. #endif /* __CONFIG_H */