123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170 |
- /*
- * (C) Copyright 2003
- * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
- *
- * See file CREDITS for list of people who contributed to this
- * project.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
- #ifndef __CONFIG_H
- #define __CONFIG_H
- /*
- * High Level Configuration Options
- * (easy to change)
- */
- #define CONFIG_MPC5XXX 1 /* This is an MPC5xxx CPU */
- #define CONFIG_ICECUBE 1 /* ... on IceCube board */
- #define CFG_MPC5XXX_CLKIN 33333333 /* ... running at 33MHz */
- #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
- #define BOOTFLAG_WARM 0x02 /* Software reboot */
- #define CFG_CACHELINE_SIZE 32 /* For MPC8260 CPU */
- #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
- # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
- #endif
- /*
- * Serial console configuration
- */
- #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
- #define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
- #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
- /*
- * Supported commands
- */
- #define CONFIG_COMMANDS CONFIG_CMD_DFL
- /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
- #include <cmd_confdefs.h>
- /*
- * Autobooting
- */
- #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
- #define CONFIG_BOOTCOMMAND "bootm 100000" /* autoboot command */
- #define CONFIG_BOOTARGS "root=/dev/ram rw"
- /*
- * I2C configuration
- */
- /*
- * Flash configuration
- */
- #define CFG_FLASH_BASE 0xff800000
- #define CFG_FLASH_SIZE 0x00800000
- /*
- * Flash organization
- */
- #define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */
- #define CFG_MAX_FLASH_SECT 128 /* max num of sects on one chip */
- #define CFG_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
- #define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
- #undef CONFIG_FLASH_16BIT /* Flash is 8-bit */
- /*
- * Environment settings
- */
- #define CFG_ENV_IS_IN_FLASH 1
- #define CFG_ENV_SIZE 0x10000
- #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x740000)
- #define CFG_ENV_SECT_SIZE 0x10000
- /*
- * Memory map
- */
- #define CFG_MBAR 0xf0000000
- #define CFG_SDRAM_BASE 0x00000000
- /* Use SRAM until RAM will be available */
- #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM
- #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE /* End of used area in DPRAM */
- #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
- #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
- #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
- #define CFG_MONITOR_BASE TEXT_BASE
- #if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
- # define CFG_RAMBOOT 1
- #endif
- #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
- #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
- #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
- /*
- * Ethernet configuration
- */
- #define CONFIG_MPC5XXX_FEC 1
- /*
- * GPIO configuration
- */
- #define CFG_GPS_PORT_CONFIG 0x00000004
- /*
- * Miscellaneous configurable options
- */
- #define CFG_LONGHELP /* undef to save memory */
- #define CFG_PROMPT "=> " /* Monitor Command Prompt */
- #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
- #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
- #else
- #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
- #endif
- #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
- #define CFG_MAXARGS 16 /* max number of command args */
- #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
- #define CFG_MEMTEST_START 0x00100000 /* memtest works on */
- #define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
- #define CFG_LOAD_ADDR 0x100000 /* default load address */
- #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
- /*
- * Various low-level settings
- */
- #define CFG_HID0_INIT 0
- #define CFG_HID0_FINAL 0
- #define CFG_BOOTCS_START CFG_FLASH_BASE
- #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE
- #define CFG_BOOTCS_CFG 0x00047801
- #define CFG_CS0_START CFG_FLASH_BASE
- #define CFG_CS0_SIZE CFG_FLASH_SIZE
- #define CFG_CS_BURST 0x00000000
- #define CFG_CS_DEADCYCLE 0x33333333
- #define CFG_RESET_ADDRESS 0xff000000
- #endif /* __CONFIG_H */
|