12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182 |
- /*
- * Copyright (C) 2009 Freescale Semiconductor, Inc. All rights reserved.
- *
- * See file CREDITS for list of people who contributed to this
- * project.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
- #ifndef __BCSR_H_
- #define __BCSR_H_
- #include <common.h>
- /* BCSR Bit definitions*/
- /****************************************/
- /* BCSR defines */
- /****************************************/
- #define BCSR6_UPC1_EN 0x80
- #define BCSR6_UPC1_POS_EN 0x40
- #define BCSR6_UPC1_ADDR_EN 0x20
- #define BCSR6_UPC1_DEV2 0x10
- #define BCSR6_SD_ENABLE 0x04
- #define BCSR6_TDM2G_EN 0x02
- #define BCSR6_UCC7_RMII_EN 0x01
- #define BCSR7_UCC1_GETH_EN 0x80
- #define BCSR7_UCC1_RGMII_EN 0x40
- #define BCSR7_UCC1_RTBI_EN 0x20
- #define BCSR7_GETHRST_MRVL 0x04
- #define BCSR7_BRD_WRT_PROTECT 0x02
- #define BCSR8_UCC2_GETH_EN 0x80
- #define BCSR8_UCC2_RGMII_EN 0x40
- #define BCSR8_UCC2_RTBI_EN 0x20
- #define BCSR8_UEM_MARVEL_RESET 0x02
- #define BCSR9_UCC3_GETH_EN 0x80
- #define BCSR9_UCC3_RGMII_EN 0x40
- #define BCSR9_UCC3_RTBI_EN 0x20
- #define BCSR9_UCC3_RMII_EN 0x10
- #define BCSR9_UCC3_UEM_MICREL 0x01
- #define BCSR10_UCC4_GETH_EN 0x80
- #define BCSR10_UCC4_RGMII_EN 0x40
- #define BCSR10_UCC4_RTBI_EN 0x20
- #define BCSR11_LED0 0x40
- #define BCSR11_LED1 0x20
- #define BCSR11_LED2 0x10
- #define BCSR12_UCC6_RMII_EN 0x20
- #define BCSR12_UCC8_RMII_EN 0x20
- #define BCSR15_SMII6_DIS 0x08
- #define BCSR15_SMII8_DIS 0x04
- #define BCSR16_UPC1_DEV2 0x02
- #define BCSR17_FLASH_nWP 0x01
- /*BCSR Utils functions*/
- void enable_8569mds_flash_write(void);
- void disable_8569mds_flash_write(void);
- void enable_8569mds_qe_mdio(void);
- void disable_8569mds_brd_eeprom_write_protect(void);
- #endif /* __BCSR_H_ */
|