gcplus.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187
  1. /*
  2. * (C) Copyright 2002
  3. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Marius Groeger <mgroeger@sysgo.de>
  5. *
  6. * 2003-2004 (c) MontaVista Software, Inc.
  7. *
  8. * Configuation settings for the ADS GraphicsClient+ board.
  9. *
  10. * See file CREDITS for list of people who contributed to this
  11. * project.
  12. *
  13. * This program is free software; you can redistribute it and/or
  14. * modify it under the terms of the GNU General Public License as
  15. * published by the Free Software Foundation; either version 2 of
  16. * the License, or (at your option) any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  26. * MA 02111-1307 USA
  27. */
  28. #ifndef __CONFIG_H
  29. #define __CONFIG_H
  30. #undef DEBUG
  31. /*
  32. * The ADS GCPlus Linux boot ROM loads U-Boot into RAM at 0xc0200000.
  33. * We don't actually init RAM in this case since we're using U-Boot as
  34. * an secondary boot loader during Linux kernel development and testing,
  35. * e.g. bootp/tftp download of the kernel is a far more convenient
  36. * when testing new kernels on this target. However the ADS GCPlus Linux
  37. * boot ROM leaves the MMU enabled when it passes control to U-Boot. So
  38. * we use lowlevel_init (CONFIG_INIT_CRITICAL) to remedy that problem.
  39. */
  40. #undef CONFIG_SKIP_LOWLEVEL_INIT
  41. #define CONFIG_SKIP_RELOCATE_UBOOT 1
  42. /*
  43. * High Level Configuration Options
  44. * (easy to change)
  45. */
  46. #define CONFIG_SA1110 1 /* This is an SA1100 CPU */
  47. #define CONFIG_GCPLUS 1 /* on an ADS GCPlus Board */
  48. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  49. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  50. #define CONFIG_SETUP_MEMORY_TAGS 1
  51. #define CONFIG_INITRD_TAG 1
  52. /*
  53. * Size of malloc() pool
  54. */
  55. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  56. #define CFG_GBL_DATA_SIZE 128 /* size rsrvd for initial data */
  57. /*
  58. * Hardware drivers
  59. */
  60. #define CONFIG_DRIVER_LAN91C96 /* we have an SMC9194 on-board */
  61. #define CONFIG_LAN91C96_BASE 0x100e0000
  62. /*
  63. * select serial console configuration
  64. */
  65. #define CONFIG_SERIAL3 1 /* we use SERIAL 3 on ADS GCPlus */
  66. /* allow to overwrite serial and ethaddr */
  67. #define CONFIG_ENV_OVERWRITE
  68. #define CONFIG_BAUDRATE 38400
  69. /*
  70. * Command line configuration.
  71. */
  72. #include <config_cmd_default.h>
  73. #define CONFIG_CMD_DHCP
  74. /*
  75. * BOOTP options
  76. */
  77. #define CONFIG_BOOTP_SUBNETMASK
  78. #define CONFIG_BOOTP_GATEWAY
  79. #define CONFIG_BOOTP_HOSTNAME
  80. #define CONFIG_BOOTP_BOOTPATH
  81. #define CONFIG_BOOTDELAY 3
  82. #define CONFIG_BOOTARGS "console=ttySA0,38400n8 mtdparts=sa1100-flash:1m@0(zImage),3m@1m(ramdisk.gz),12m@4m(userfs) root=/dev/nfs ip=bootp"
  83. #define CONFIG_BOOTCOMMAND "bootp;tftp;bootm"
  84. #define CFG_AUTOLOAD "n" /* No autoload */
  85. #if defined(CONFIG_CMD_KGDB)
  86. #define CONFIG_KGDB_BAUDRATE 38400 /* speed to run kgdb serial port */
  87. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  88. #endif
  89. /*
  90. * Miscellaneous configurable options
  91. */
  92. #define CFG_LONGHELP /* undef to save memory */
  93. #define CFG_PROMPT "ADS GCPlus # " /* Monitor Command Prompt */
  94. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  95. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  96. #define CFG_MAXARGS 16 /* max number of command args */
  97. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  98. #define CFG_MEMTEST_START 0xc0400000 /* memtest works on */
  99. #define CFG_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
  100. #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
  101. #define CFG_LOAD_ADDR 0xc0000000 /* default load address */
  102. #define CFG_HZ 3686400 /* incrementer freq: 3.6864 MHz */
  103. #define CFG_CPUSPEED 0x0a /* set core clock to 206MHz */
  104. /* valid baudrates */
  105. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  106. /*-----------------------------------------------------------------------
  107. * Stack sizes
  108. *
  109. * The stack sizes are set up in start.S using the settings below
  110. */
  111. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  112. #ifdef CONFIG_USE_IRQ
  113. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  114. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  115. #endif
  116. /*-----------------------------------------------------------------------
  117. * Physical Memory Map
  118. */
  119. #define CONFIG_NR_DRAM_BANKS 2 /* we have 2 banks of DRAM */
  120. #define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
  121. #define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
  122. #define PHYS_SDRAM_2 0xc8000000 /* SDRAM Bank #2 */
  123. #define PHYS_SDRAM_2_SIZE 0x01000000 /* 16 MB */
  124. #define PHYS_FLASH_1 0x08000000 /* Flash Bank #1 */
  125. #define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
  126. #define PHYS_FLASH_BANK_SIZE 0x01000000 /* 16 MB Banks */
  127. #define PHYS_FLASH_SECT_SIZE 0x00040000 /* 256 KB sectors (x2) */
  128. #define CFG_FLASH_BASE PHYS_FLASH_1
  129. /*-----------------------------------------------------------------------
  130. * FLASH and environment organization
  131. */
  132. #if 1
  133. #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
  134. #define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
  135. /* timeout values are in ticks */
  136. #define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
  137. #define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
  138. #else
  139. /* REVISIT: This doesn't work on ADS GCPlus just yet: */
  140. #define CFG_FLASH_CFI 1 /* flash is CFI conformant */
  141. #define CFG_FLASH_CFI_DRIVER 1 /* use common cfi driver */
  142. #define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
  143. #define CFG_MAX_FLASH_BANKS 1 /* max # of memory banks */
  144. #define CFG_FLASH_INCREMENT 0 /* there is only one bank */
  145. #define CFG_MAX_FLASH_SECT 128 /* max # of sectors on one chip */
  146. /*#define CFG_FLASH_PROTECTION 1 /--* hardware flash protection */
  147. #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
  148. #endif
  149. #define CFG_ENV_IS_IN_FLASH 1
  150. #define CFG_ENV_ADDR (PHYS_FLASH_1 + PHYS_FLASH_SECT_SIZE) /* Addr of Environment Sector */
  151. #define CFG_ENV_SIZE PHYS_FLASH_SECT_SIZE
  152. #endif /* __CONFIG_H */