Acasă Explorează Ajutor
Înregistrare Autentificare
phyus
/
uboot-vybrid_public
8
0
Bifurcare 0
Fisiere Probleme 0 Trageți solicitările 0 Wiki
Arbore: 72f56adc0b
Ramuri Etichete
uboot-vybrid_pu...
/
include
/
asm-sh
/
cpu_sh7710.h

cpu_sh7710.h 1.4 KB
Istoric Crud

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364 
  1. #ifndef _ASM_CPU_SH7710_H_
    2. 

  2. #define _ASM_CPU_SH7710_H_
    3. 

  3. 

  4. #define CACHE_OC_NUM_WAYS	4
    5. 

  5. #define CCR_CACHE_INIT	0x0000000D
    6. 

  6. 

  7. /* MMU and Cache control */
    8. 

  8. #define MMUCR		0xFFFFFFE0
    9. 

  9. #define CCR		0xFFFFFFEC
    10. 

  10. 

  11. /* PFC */
    12. 

  12. #define PACR		0xA4050100
    13. 

  13. #define PBCR		0xA4050102
    14. 

  14. #define PCCR		0xA4050104
    15. 

  15. #define PETCR		0xA4050106
    16. 

  16. 

  17. /* Port Data Registers */
    18. 

  18. #define PADR		0xA4050120
    19. 

  19. #define PBDR		0xA4050122
    20. 

  20. #define PCDR		0xA4050124
    21. 

  21. 

  22. /* BSC */
    23. 

  23. #define CMNCR		0xA4FD0000
    24. 

  24. #define CS0BCR		0xA4FD0004
    25. 

  25. #define CS2BCR		0xA4FD0008
    26. 

  26. #define CS3BCR		0xA4FD000C
    27. 

  27. #define CS4BCR		0xA4FD0010
    28. 

  28. #define CS5ABCR		0xA4FD0014
    29. 

  29. #define CS5BBCR		0xA4FD0018
    30. 

  30. #define CS6ABCR		0xA4FD001C
    31. 

  31. #define CS6BBCR		0xA4FD0020
    32. 

  32. #define CS0WCR		0xA4FD0024
    33. 

  33. #define CS2WCR		0xA4FD0028
    34. 

  34. #define CS3WCR		0xA4FD002C
    35. 

  35. #define CS4WCR		0xA4FD0030
    36. 

  36. #define CS5AWCR		0xA4FD0034
    37. 

  37. #define CS5BWCR		0xA4FD0038
    38. 

  38. #define CS6AWCR		0xA4FD003C
    39. 

  39. #define CS6BWCR		0xA4FD0040
    40. 

  40. 

  41. /* SDRAM controller */
    42. 

  42. #define SDCR		0xA4FD0044
    43. 

  43. #define RTCSR		0xA4FD0048
    44. 

  44. #define RTCNT		0xA4FD004C
    45. 

  45. #define RTCOR		0xA4FD0050
    46. 

  46. 

  47. /* SCIF */
    48. 

  48. #define SCSMR_0		0xA4400000
    49. 

  49. #define SCIF0_BASE	SCSMR_0
    50. 

  50. #define SCSMR_0		0xA4410000
    51. 

  51. #define SCIF1_BASE	SCSMR_1
    52. 

  52. 

  53. /* Timer */
    54. 

  54. #define TSTR0		0xA412FE92
    55. 

  55. #define TSTR		TSTR0
    56. 

  56. #define TCNT0		0xa412FE98
    57. 

  57. #define TCR0		0xa412FE9C
    58. 

  58. 

  59. /* On chip oscillator circuits */
    60. 

  60. #define FRQCR		0xA415FF80
    61. 

  61. #define WTCNT		0xA415FF84
    62. 

  62. #define WTCSR		0xA415FF86
    63. 

  63. 

  64. #endif	/* _ASM_CPU_SH7710_H_ */
    65.