Home Explore Help
Register Sign In
phyus
/
uboot-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 7201cfc4a7
Branches Tags
uboot-vybrid_pu...
/
board
/
xilinx
/
xupv2p
/
xparameters.h

xparameters.h 2.1 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364 
  1. /*
    2. 

  2.  * (C) Copyright 2007 Michal Simek
    3. 

  3.  *
    4. 

  4.  * Michal  SIMEK <monstr@monstr.eu>
    5. 

  5.  *
    6. 

  6.  * See file CREDITS for list of people who contributed to this
    7. 

  7.  * project.
    8. 

  8.  *
    9. 

  9.  * This program is free software; you can redistribute it and/or
    10. 

  10.  * modify it under the terms of the GNU General Public License as
    11. 

  11.  * published by the Free Software Foundation; either version 2 of
    12. 

  12.  * the License, or (at your option) any later version.
    13. 

  13.  *
    14. 

  14.  * This program is distributed in the hope that it will be useful,
    15. 

  15.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    16. 

  16.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
    17. 

  17.  * GNU General Public License for more details.
    18. 

  18.  *
    19. 

  19.  * You should have received a copy of the GNU General Public License
    20. 

  20.  * along with this program; if not, write to the Free Software
    21. 

  21.  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
    22. 

  22.  * MA 02111-1307 USA
    23. 

  23.  *
    24. 

  24.  * CAUTION: This file is automatically generated by libgen.
    25. 

  25.  * Version: Xilinx EDK 8.2.02 EDK_Im_Sp2.4
    26. 

  26.  */
    27. 

  27. 

  28. /* System Clock Frequency */
    29. 

  29. #define XILINX_CLOCK_FREQ	100000000
    30. 

  30. 

  31. /* Interrupt controller is opb_intc_0 */
    32. 

  32. #define XILINX_INTC_BASEADDR	0x41200000
    33. 

  33. #define XILINX_INTC_NUM_INTR_INPUTS	11
    34. 

  34. 

  35. /* Timer pheriphery is opb_timer_1 */
    36. 

  36. #define XILINX_TIMER_BASEADDR	0x41c00000
    37. 

  37. #define XILINX_TIMER_IRQ	1
    38. 

  38. 

  39. /* Uart pheriphery is RS232_Uart_1 */
    40. 

  40. #define XILINX_UART_BASEADDR	0x40600000
    41. 

  41. #define XILINX_UART_BAUDRATE	115200
    42. 

  42. 

  43. /* GPIO is LEDs_4Bit*/
    44. 

  44. #define XILINX_GPIO_BASEADDR	0x40000000
    45. 

  45. 

  46. /* FLASH doesn't exist none */
    47. 

  47. 

  48. /* Main Memory is DDR_256MB_32MX64_rank1_row13_col10_cl2_5 */
    49. 

  49. #define XILINX_RAM_START	0x30000000
    50. 

  50. #define XILINX_RAM_SIZE	0x10000000
    51. 

  51. 

  52. /* Sysace Controller is SysACE_CompactFlash */
    53. 

  53. #define XILINX_SYSACE_BASEADDR	0x41800000
    54. 

  54. #define XILINX_SYSACE_HIGHADDR	0x4180ffff
    55. 

  55. #define XILINX_SYSACE_MEM_WIDTH	16
    56. 

  56. 

  57. /* Ethernet controller is Ethernet_MAC */
    58. 

  58. #define XPAR_XEMAC_NUM_INSTANCES	1
    59. 

  59. #define XPAR_OPB_ETHERNET_0_DEVICE_ID	0
    60. 

  60. #define XPAR_OPB_ETHERNET_0_BASEADDR	0x40c00000
    61. 

  61. #define XPAR_OPB_ETHERNET_0_HIGHADDR	0x40c0ffff
    62. 

  62. #define XPAR_OPB_ETHERNET_0_DMA_PRESENT	1
    63. 

  63. #define XPAR_OPB_ETHERNET_0_ERR_COUNT_EXIST	1
    64. 

  64. #define XPAR_OPB_ETHERNET_0_MII_EXIST	1
    65.