bcsr.h 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /*
  2. * Copyright 2007 Freescale Semiconductor.
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #ifndef __BCSR_H_
  23. #define __BCSR_H_
  24. #include <common.h>
  25. /* BCSR Bit definitions
  26. * BCSR 0 *
  27. 0:3 ccb sys pll
  28. 4:6 cfg core pll
  29. 7 cfg boot seq
  30. * BCSR 1 *
  31. 0:2 cfg rom lock
  32. 3:5 cfg host agent
  33. 6 PCI IO
  34. 7 cfg RIO size
  35. * BCSR 2 *
  36. 0:4 QE PLL
  37. 5 QE clock
  38. 6 cfg PCI arbiter
  39. * BCSR 3 *
  40. 0 TSEC1 reduce
  41. 1 TSEC2 reduce
  42. 2:3 TSEC1 protocol
  43. 4:5 TSEC2 protocol
  44. 6 PHY1 slave
  45. 7 PHY2 slave
  46. * BCSR 4 *
  47. 4 clock enable
  48. 5 boot EPROM
  49. 6 GETH transactive reset
  50. 7 BRD write potect
  51. * BCSR 5 *
  52. 1:3 Leds 1-3
  53. 4 UPC1 enable
  54. 5 UPC2 enable
  55. 6 UPC2 pos
  56. 7 RS232 enable
  57. * BCSR 6 *
  58. 0 CFG ver 0
  59. 1 CFG ver 1
  60. 6 Register config led
  61. 7 Power on reset
  62. * BCSR 7 *
  63. 2 board host mode indication
  64. 5 enable TSEC1 PHY
  65. 6 enable TSEC2 PHY
  66. * BCSR 8 *
  67. 0 UCC GETH1 enable
  68. 1 UCC GMII enable
  69. 3 UCC TBI enable
  70. 5 UCC MII enable
  71. 7 Real time clock reset
  72. * BCSR 9 *
  73. 0 UCC2 GETH enable
  74. 1 UCC2 GMII enable
  75. 3 UCC2 TBI enable
  76. 5 UCC2 MII enable
  77. 6 Ready only - indicate flash ready after burning
  78. 7 Flash write protect
  79. */
  80. /*BCSR Utils functions*/
  81. void enable_8568mds_duart(void);
  82. void enable_8568mds_flash_write(void);
  83. void disable_8568mds_flash_write(void);
  84. #endif /* __BCSR_H_ */