ms7722se.h 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. /*
  2. * Configuation settings for the Hitachi Solution Engine 7722
  3. *
  4. * Copyright (C) 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef __MS7722SE_H
  25. #define __MS7722SE_H
  26. #undef DEBUG
  27. #define CONFIG_SH 1
  28. #define CONFIG_SH4 1
  29. #define CONFIG_CPU_SH7722 1
  30. #define CONFIG_MS7722SE 1
  31. #define CONFIG_CMD_FLASH
  32. #define CONFIG_CMD_NET
  33. #define CONFIG_CMD_PING
  34. #define CONFIG_CMD_DFL
  35. #define CONFIG_CMD_SDRAM
  36. #define CONFIG_CMD_ENV
  37. #define CONFIG_BAUDRATE 115200
  38. #define CONFIG_BOOTDELAY 3
  39. #define CONFIG_BOOTARGS "console=ttySC0,115200 root=1f01"
  40. #define CONFIG_NETMASK 255.255.255.0
  41. #define CONFIG_IPADDR 192.168.0.22
  42. #define CONFIG_SERVERIP 192.168.0.1
  43. #define CONFIG_GATEWAYIP 192.168.0.1
  44. #define CONFIG_VERSION_VARIABLE
  45. #undef CONFIG_SHOW_BOOT_PROGRESS
  46. /* SMC9111 */
  47. #define CONFIG_DRIVER_SMC91111
  48. #define CONFIG_SMC91111_BASE (0xB8000000)
  49. /* MEMORY */
  50. #define MS7722SE_SDRAM_BASE (0x8C000000)
  51. #define MS7722SE_FLASH_BASE_1 (0xA0000000)
  52. //#define MS7722SE_FLASH_BASE_1 (0xA1000000)
  53. #define MS7722SE_FLASH_BANK_SIZE (8*1024 * 1024)
  54. #define CFG_LONGHELP /* undef to save memory */
  55. #define CFG_PROMPT "=> " /* Monitor Command Prompt */
  56. #define CFG_CBSIZE 256 /* Buffer size for input from the Console */
  57. #define CFG_PBSIZE 256 /* Buffer size for Console output */
  58. #define CFG_MAXARGS 16 /* max args accepted for monitor commands */
  59. #define CFG_BARGSIZE 512 /* Buffer size for Boot Arguments passed to kernel */
  60. #define CFG_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */
  61. /* SCIF */
  62. #define CFG_SCIF_CONSOLE 1
  63. #define CONFIG_CONS_SCIF0 1
  64. #undef CFG_CONSOLE_INFO_QUIET /* Suppress display of console information at boot */
  65. #undef CFG_CONSOLE_OVERWRITE_ROUTINE
  66. #undef CFG_CONSOLE_ENV_OVERWRITE
  67. #define CFG_MEMTEST_START (MS7722SE_SDRAM_BASE)
  68. #define CFG_MEMTEST_END (CFG_MEMTEST_START + (60 * 1024 * 1024))
  69. #undef CFG_ALT_MEMTEST /* Enable alternate, more extensive, memory test */
  70. #undef CFG_MEMTEST_SCRATCH /* Scratch address used by the alternate memory test */
  71. #undef CFG_LOADS_BAUD_CHANGE /* Enable temporary baudrate change while serial download */
  72. #define CFG_SDRAM_BASE (MS7722SE_SDRAM_BASE)
  73. #define CFG_SDRAM_SIZE (64 * 1024 * 1024) /* maybe more, but if so u-boot doesn't know about it... */
  74. #define CFG_LOAD_ADDR (CFG_SDRAM_BASE + 4 * 1024 * 1024) /* default load address for scripts ?!? */
  75. #define CFG_MONITOR_BASE (MS7722SE_FLASH_BASE_1) /* Address of u-boot image
  76. in Flash (NOT run time address in SDRAM) ?!? */
  77. #define CFG_MONITOR_LEN (128 * 1024) /* */
  78. #define CFG_MALLOC_LEN (256 * 1024) /* Size of DRAM reserved for malloc() use */
  79. #define CFG_GBL_DATA_SIZE (256) /* size in bytes reserved for initial data */
  80. #define CFG_BOOTMAPSZ (8 * 1024 * 1024)
  81. /* FLASH */
  82. #define CFG_FLASH_CFI
  83. #define CFG_FLASH_CFI_DRIVER
  84. #undef CFG_FLASH_QUIET_TEST
  85. #define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
  86. #define CFG_FLASH_BASE (MS7722SE_FLASH_BASE_1) /* Physical start address of Flash memory */
  87. #define CFG_MAX_FLASH_SECT 150 /* Max number of sectors on each
  88. Flash chip */
  89. /* if you use all NOR Flash , you change dip-switch. Please see MS7722SE01 Manual. */
  90. #define CFG_MAX_FLASH_BANKS 2
  91. #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE + (0 * MS7722SE_FLASH_BANK_SIZE), \
  92. CFG_FLASH_BASE + (1 * MS7722SE_FLASH_BANK_SIZE), \
  93. }
  94. #define CFG_FLASH_ERASE_TOUT (3 * 1000) /* Timeout for Flash erase operations (in ms) */
  95. #define CFG_FLASH_WRITE_TOUT (3 * 1000) /* Timeout for Flash write operations (in ms) */
  96. #define CFG_FLASH_LOCK_TOUT (3 * 1000) /* Timeout for Flash set sector lock bit operations (in ms) */
  97. #define CFG_FLASH_UNLOCK_TOUT (3 * 1000) /* Timeout for Flash clear lock bit operations (in ms) */
  98. #undef CFG_FLASH_PROTECTION /* Use hardware flash sectors protection instead of U-Boot software protection */
  99. #undef CFG_DIRECT_FLASH_TFTP
  100. #define CFG_ENV_IS_IN_FLASH
  101. #define CONFIG_ENV_OVERWRITE 1
  102. #define CFG_ENV_SECT_SIZE (8 * 1024)
  103. #define CFG_ENV_SIZE (CFG_ENV_SECT_SIZE)
  104. #define CFG_ENV_ADDR (CFG_FLASH_BASE + (1 * CFG_ENV_SECT_SIZE))
  105. #define CFG_ENV_OFFSET (CFG_ENV_ADDR - CFG_FLASH_BASE) /* Offset of env Flash sector relative to CFG_FLASH_BASE */
  106. #define CFG_ENV_SIZE_REDUND (CFG_ENV_SECT_SIZE)
  107. #define CFG_ENV_ADDR_REDUND (CFG_FLASH_BASE + (2 * CFG_ENV_SECT_SIZE))
  108. /* Board Clock */
  109. #define CONFIG_SYS_CLK_FREQ 33333333
  110. #define TMU_CLK_DIVIDER (4) /* 4 (default), 16, 64, 256 or 1024 */
  111. #define CFG_HZ (CONFIG_SYS_CLK_FREQ / TMU_CLK_DIVIDER)
  112. #endif /* __MS7722SE_H */