sc520_ssi.c 2.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. /*
  2. * (C) Copyright 2002
  3. * Daniel Engström, Omicron Ceti AB <daniel@omicron.se>.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /* stuff specific for the sc520, but independent of implementation */
  24. #include <common.h>
  25. #include <asm/ic/ssi.h>
  26. #include <asm/ic/sc520.h>
  27. int ssi_set_interface(int freq, int lsb_first, int inv_clock, int inv_phase)
  28. {
  29. u8 temp=0;
  30. if (freq >= 8192) {
  31. temp |= CTL_CLK_SEL_4;
  32. } else if (freq >= 4096) {
  33. temp |= CTL_CLK_SEL_8;
  34. } else if (freq >= 2048) {
  35. temp |= CTL_CLK_SEL_16;
  36. } else if (freq >= 1024) {
  37. temp |= CTL_CLK_SEL_32;
  38. } else if (freq >= 512) {
  39. temp |= CTL_CLK_SEL_64;
  40. } else if (freq >= 256) {
  41. temp |= CTL_CLK_SEL_128;
  42. } else if (freq >= 128) {
  43. temp |= CTL_CLK_SEL_256;
  44. } else {
  45. temp |= CTL_CLK_SEL_512;
  46. }
  47. if (!lsb_first) {
  48. temp |= MSBF_ENB;
  49. }
  50. if (inv_clock) {
  51. temp |= CLK_INV_ENB;
  52. }
  53. if (inv_phase) {
  54. temp |= PHS_INV_ENB;
  55. }
  56. write_mmcr_byte(SC520_SSICTL, temp);
  57. return 0;
  58. }
  59. u8 ssi_txrx_byte(u8 data)
  60. {
  61. write_mmcr_byte(SC520_SSIXMIT, data);
  62. while ((read_mmcr_byte(SC520_SSISTA)) & SSISTA_BSY);
  63. write_mmcr_byte(SC520_SSICMD, SSICMD_CMD_SEL_XMITRCV);
  64. while ((read_mmcr_byte(SC520_SSISTA)) & SSISTA_BSY);
  65. return read_mmcr_byte(SC520_SSIRCV);
  66. }
  67. void ssi_tx_byte(u8 data)
  68. {
  69. write_mmcr_byte(SC520_SSIXMIT, data);
  70. while ((read_mmcr_byte(SC520_SSISTA)) & SSISTA_BSY);
  71. write_mmcr_byte(SC520_SSICMD, SSICMD_CMD_SEL_XMIT);
  72. }
  73. u8 ssi_rx_byte(void)
  74. {
  75. while ((read_mmcr_byte(SC520_SSISTA)) & SSISTA_BSY);
  76. write_mmcr_byte(SC520_SSICMD, SSICMD_CMD_SEL_RCV);
  77. while ((read_mmcr_byte(SC520_SSISTA)) & SSISTA_BSY);
  78. return read_mmcr_byte(SC520_SSIRCV);
  79. }