cplb.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /************************************************************************
  2. *
  3. * cplb.h
  4. *
  5. * (c) Copyright 2002-2003 Analog Devices, Inc. All rights reserved.
  6. *
  7. ************************************************************************/
  8. /* Defines necessary for cplb initialisation routines. */
  9. #ifndef _CPLB_H
  10. #define _CPLB_H
  11. #define CPLB_ENABLE_ICACHE_P 0
  12. #define CPLB_ENABLE_DCACHE_P 1
  13. #define CPLB_ENABLE_DCACHE2_P 2
  14. #define CPLB_ENABLE_CPLBS_P 3 /* Deprecated!*/
  15. #define CPLB_ENABLE_ICPLBS_P 4
  16. #define CPLB_ENABLE_DCPLBS_P 5
  17. #define CPLB_ENABLE_ICACHE (1<<CPLB_ENABLE_ICACHE_P)
  18. #define CPLB_ENABLE_DCACHE (1<<CPLB_ENABLE_DCACHE_P)
  19. #define CPLB_ENABLE_DCACHE2 (1<<CPLB_ENABLE_DCACHE2_P)
  20. #define CPLB_ENABLE_CPLBS (1<<CPLB_ENABLE_CPLBS_P)
  21. #define CPLB_ENABLE_ICPLBS (1<<CPLB_ENABLE_ICPLBS_P)
  22. #define CPLB_ENABLE_DCPLBS (1<<CPLB_ENABLE_DCPLBS_P)
  23. #define CPLB_ENABLE_ANY_CPLBS CPLB_ENABLE_CPLBS | \
  24. CPLB_ENABLE_ICPLBS | \
  25. CPLB_ENABLE_DCPLBS
  26. #define CPLB_RELOADED 0x0000
  27. #define CPLB_NO_UNLOCKED 0x0001
  28. #define CPLB_NO_ADDR_MATCH 0x0002
  29. #define CPLB_PROT_VIOL 0x0003
  30. #define CPLB_DEF_CACHE CPLB_L1_CHBL | CPLB_WT
  31. #define CPLB_CACHE_ENABLED CPLB_L1_CHBL | CPLB_DIRTY
  32. #define CPLB_ALL_ACCESS CPLB_SUPV_WR | CPLB_USER_RD | CPLB_USER_WR
  33. #define CPLB_I_PAGE_MGMT CPLB_LOCK | CPLB_VALID
  34. #define CPLB_D_PAGE_MGMT CPLB_LOCK | CPLB_ALL_ACCESS | CPLB_VALID
  35. #define CPLB_DNOCACHE CPLB_ALL_ACCESS | CPLB_VALID
  36. #define CPLB_DDOCACHE CPLB_DNOCACHE | CPLB_DEF_CACHE
  37. #define CPLB_INOCACHE CPLB_USER_RD | CPLB_VALID
  38. #define CPLB_IDOCACHE CPLB_INOCACHE | CPLB_L1_CHBL
  39. #endif /* _CPLB_H */