davinci_sffsdr.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. /*
  2. * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
  3. *
  4. * Copyright (C) 2008 Lyrtech <www.lyrtech.com>
  5. * Copyright (C) 2008 Philip Balister, OpenSDR <philip@opensdr.com>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #ifndef __CONFIG_H
  23. #define __CONFIG_H
  24. #include <asm/sizes.h>
  25. /* Board */
  26. #define SFFSDR
  27. #define CONFIG_SYS_NAND_LARGEPAGE
  28. #define CONFIG_SYS_USE_NAND
  29. #define CONFIG_SYS_USE_DSPLINK /* This is to prevent U-Boot from
  30. * powering ON the DSP. */
  31. /* SoC Configuration */
  32. #define CONFIG_ARM926EJS /* arm926ejs CPU core */
  33. #define CONFIG_SYS_CLK_FREQ 297000000 /* Arm Clock frequency */
  34. #define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
  35. #define CONFIG_SYS_HZ_CLOCK 27000000 /* Timer Input clock freq */
  36. #define CONFIG_SYS_HZ 1000
  37. /* EEPROM definitions for Atmel 24LC64 EEPROM chip */
  38. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
  39. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  40. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5
  41. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
  42. /* Memory Info */
  43. #define CONFIG_SYS_MALLOC_LEN (0x10000 + 256*1024) /* malloc() len */
  44. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* reserved for initial data */
  45. #define CONFIG_SYS_MEMTEST_START 0x80000000 /* memtest start address */
  46. #define CONFIG_SYS_MEMTEST_END 0x81000000 /* 16MB RAM test */
  47. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
  48. #define CONFIG_STACKSIZE (256*1024) /* regular stack */
  49. #define PHYS_SDRAM_1 0x80000000 /* DDR Start */
  50. #define PHYS_SDRAM_1_SIZE 0x08000000 /* DDR size 128MB */
  51. #define DDR_4BANKS /* 4-bank DDR2 (128MB) */
  52. /* Serial Driver info */
  53. #define CONFIG_SYS_NS16550
  54. #define CONFIG_SYS_NS16550_SERIAL
  55. #define CONFIG_SYS_NS16550_REG_SIZE 4 /* NS16550 register size */
  56. #define CONFIG_SYS_NS16550_COM1 0x01c20000 /* Base address of UART0 */
  57. #define CONFIG_SYS_NS16550_CLK 27000000 /* Input clock to NS16550 */
  58. #define CONFIG_CONS_INDEX 1 /* use UART0 for console */
  59. #define CONFIG_BAUDRATE 115200 /* Default baud rate */
  60. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  61. /* I2C Configuration */
  62. #define CONFIG_HARD_I2C
  63. #define CONFIG_DRIVER_DAVINCI_I2C
  64. #define CONFIG_SYS_I2C_SPEED 80000 /* 100Kbps won't work, silicon bug */
  65. #define CONFIG_SYS_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */
  66. /* Network & Ethernet Configuration */
  67. #define CONFIG_DRIVER_TI_EMAC
  68. #define CONFIG_MII
  69. #define CONFIG_BOOTP_DEFAULT
  70. #define CONFIG_BOOTP_DNS
  71. #define CONFIG_BOOTP_DNS2
  72. #define CONFIG_BOOTP_SEND_HOSTNAME
  73. #define CONFIG_NET_RETRY_COUNT 10
  74. #define CONFIG_OVERWRITE_ETHADDR_ONCE
  75. /* Flash & Environment */
  76. #undef CONFIG_ENV_IS_IN_FLASH
  77. #define CONFIG_SYS_NO_FLASH
  78. #define CONFIG_ENV_IS_IN_NAND /* U-Boot env in NAND Flash */
  79. #define CONFIG_ENV_SECT_SIZE 2048 /* Env sector Size */
  80. #define CONFIG_ENV_SIZE SZ_128K
  81. #define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */
  82. #define CONFIG_SKIP_RELOCATE_UBOOT /* to a proper address, init done */
  83. #define CONFIG_SYS_NAND_BASE 0x02000000
  84. #define CONFIG_SYS_NAND_HW_ECC
  85. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
  86. #define CONFIG_ENV_OFFSET 0x0 /* Block 0--not used by bootcode */
  87. /* I2C switch definitions for PCA9543 chip */
  88. #define CONFIG_SYS_I2C_PCA9543_ADDR 0x70
  89. #define CONFIG_SYS_I2C_PCA9543_ADDR_LEN 0 /* Single register. */
  90. #define CONFIG_SYS_I2C_PCA9543_ENABLE_CH0 0x01 /* Enable channel 0. */
  91. /* U-Boot general configuration */
  92. #undef CONFIG_USE_IRQ /* No IRQ/FIQ in U-Boot */
  93. #define CONFIG_MISC_INIT_R
  94. #define CONFIG_BOOTDELAY 5 /* Autoboot after 5 seconds. */
  95. #define CONFIG_BOOTFILE "uImage" /* Boot file name */
  96. #define CONFIG_SYS_PROMPT "U-Boot > " /* Monitor Command Prompt */
  97. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  98. #define CONFIG_SYS_PBSIZE \
  99. (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) /* Print buffer size */
  100. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  101. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  102. #define CONFIG_SYS_LOAD_ADDR 0x80700000 /* Default Linux kernel
  103. * load address. */
  104. #define CONFIG_VERSION_VARIABLE
  105. #define CONFIG_AUTO_COMPLETE /* Won't work with hush so far,
  106. * may be later */
  107. #define CONFIG_SYS_HUSH_PARSER
  108. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  109. #define CONFIG_CMDLINE_EDITING
  110. #define CONFIG_SYS_LONGHELP
  111. #define CONFIG_CRC32_VERIFY
  112. #define CONFIG_MX_CYCLIC
  113. /* Linux Information */
  114. #define LINUX_BOOT_PARAM_ADDR 0x80000100
  115. #define CONFIG_CMDLINE_TAG
  116. #define CONFIG_SETUP_MEMORY_TAGS
  117. #define CONFIG_BOOTARGS \
  118. "mem=56M " \
  119. "console=ttyS0,115200n8 " \
  120. "root=/dev/nfs rw noinitrd ip=dhcp " \
  121. "nfsroot=${serverip}:/nfsroot/sffsdr " \
  122. "eth0=${ethaddr}"
  123. #define CONFIG_BOOTCOMMAND \
  124. "nand read 87A00000 100000 300000;" \
  125. "bootelf 87A00000"
  126. /* U-Boot commands */
  127. #include <config_cmd_default.h>
  128. #define CONFIG_CMD_ASKENV
  129. #define CONFIG_CMD_DHCP
  130. #define CONFIG_CMD_DIAG
  131. #define CONFIG_CMD_I2C
  132. #define CONFIG_CMD_MII
  133. #define CONFIG_CMD_PING
  134. #define CONFIG_CMD_SAVES
  135. #define CONFIG_CMD_NAND
  136. #define CONFIG_CMD_EEPROM
  137. #define CONFIG_CMD_ELF /* Needed to load Integrity kernel. */
  138. #undef CONFIG_CMD_BDI
  139. #undef CONFIG_CMD_FPGA
  140. #undef CONFIG_CMD_SETGETDCR
  141. #undef CONFIG_CMD_FLASH
  142. #undef CONFIG_CMD_IMLS
  143. /* KGDB support (if any) */
  144. #ifdef CONFIG_CMD_KGDB
  145. #define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
  146. #define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
  147. #endif
  148. #endif /* __CONFIG_H */