interrupts.c 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /*
  2. * (C) Copyright 2007
  3. * Sascha Hauer, Pengutronix
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <asm/arch/mx31-regs.h>
  25. #define TIMER_BASE 0x53f90000 /* General purpose timer 1 */
  26. /* General purpose timers registers */
  27. #define GPTCR __REG(TIMER_BASE) /* Control register */
  28. #define GPTPR __REG(TIMER_BASE + 0x4) /* Prescaler register */
  29. #define GPTSR __REG(TIMER_BASE + 0x8) /* Status register */
  30. #define GPTCNT __REG(TIMER_BASE + 0x24) /* Counter register */
  31. /* General purpose timers bitfields */
  32. #define GPTCR_SWR (1<<15) /* Software reset */
  33. #define GPTCR_FRR (1<<9) /* Freerun / restart */
  34. #define GPTCR_CLKSOURCE_32 (4<<6) /* Clock source */
  35. #define GPTCR_TEN (1) /* Timer enable */
  36. static ulong timestamp;
  37. static ulong lastinc;
  38. /* nothing really to do with interrupts, just starts up a counter. */
  39. int interrupt_init (void)
  40. {
  41. int i;
  42. /* setup GP Timer 1 */
  43. GPTCR = GPTCR_SWR;
  44. for ( i=0; i<100; i++) GPTCR = 0; /* We have no udelay by now */
  45. GPTPR = 0; /* 32Khz */
  46. GPTCR |= GPTCR_CLKSOURCE_32 | GPTCR_TEN; /* Freerun Mode, PERCLK1 input */
  47. return 0;
  48. }
  49. void reset_timer_masked (void)
  50. {
  51. /* reset time */
  52. lastinc = GPTCNT; /* capture current incrementer value time */
  53. timestamp = 0; /* start "advancing" time stamp from 0 */
  54. }
  55. void reset_timer(void)
  56. {
  57. reset_timer_masked();
  58. }
  59. ulong get_timer_masked (void)
  60. {
  61. ulong now = GPTCNT; /* current tick value */
  62. if (now >= lastinc) /* normal mode (non roll) */
  63. /* move stamp forward with absolut diff ticks */
  64. timestamp += (now - lastinc);
  65. else /* we have rollover of incrementer */
  66. timestamp += (0xFFFFFFFF - lastinc) + now;
  67. lastinc = now;
  68. return timestamp;
  69. }
  70. ulong get_timer (ulong base)
  71. {
  72. return get_timer_masked () - base;
  73. }
  74. void set_timer (ulong t)
  75. {
  76. }
  77. /* delay x useconds AND perserve advance timstamp value */
  78. void udelay (unsigned long usec)
  79. {
  80. ulong tmo, tmp;
  81. if (usec >= 1000) { /* if "big" number, spread normalization to seconds */
  82. tmo = usec / 1000; /* start to normalize for usec to ticks per sec */
  83. tmo *= CFG_HZ; /* find number of "ticks" to wait to achieve target */
  84. tmo /= 1000; /* finish normalize. */
  85. } else { /* else small number, don't kill it prior to HZ multiply */
  86. tmo = usec * CFG_HZ;
  87. tmo /= (1000*1000);
  88. }
  89. tmp = get_timer (0); /* get current timestamp */
  90. if ( (tmo + tmp + 1) < tmp )/* if setting this forward will roll time stamp */
  91. reset_timer_masked (); /* reset "advancing" timestamp to 0, set lastinc value */
  92. else
  93. tmo += tmp; /* else, set advancing stamp wake up time */
  94. while (get_timer_masked () < tmo)/* loop till event */
  95. /*NOP*/;
  96. }
  97. void reset_cpu (ulong addr)
  98. {
  99. __REG16(WDOG_BASE) = 4;
  100. }