tegra20-harmony.dts 1013 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. /dts-v1/;
  2. /include/ ARCH_CPU_DTS
  3. / {
  4. model = "NVIDIA Tegra20 Harmony evaluation board";
  5. compatible = "nvidia,harmony", "nvidia,tegra20";
  6. aliases {
  7. usb0 = "/usb@c5008000";
  8. usb1 = "/usb@c5004000";
  9. };
  10. memory {
  11. reg = <0x00000000 0x40000000>;
  12. };
  13. clocks {
  14. clk_32k: clk_32k {
  15. clock-frequency = <32000>;
  16. };
  17. osc {
  18. clock-frequency = <12000000>;
  19. };
  20. };
  21. clock@60006000 {
  22. clocks = <&clk_32k &osc>;
  23. };
  24. serial@70006300 {
  25. clock-frequency = < 216000000 >;
  26. };
  27. i2c@7000c000 {
  28. status = "disabled";
  29. };
  30. i2c@7000c400 {
  31. status = "disabled";
  32. };
  33. i2c@7000c500 {
  34. status = "disabled";
  35. };
  36. i2c@7000d000 {
  37. status = "disabled";
  38. };
  39. usb@c5000000 {
  40. status = "disabled";
  41. };
  42. usb@c5004000 {
  43. nvidia,phy-reset-gpio = <&gpio 169 0>; /* gpio PV1 */
  44. };
  45. nand-controller@70008000 {
  46. nvidia,wp-gpios = <&gpio 23 0>; /* PC7 */
  47. nvidia,width = <8>;
  48. nvidia,timing = <26 100 20 80 20 10 12 10 70>;
  49. nand@0 {
  50. reg = <0>;
  51. compatible = "hynix,hy27uf4g2b", "nand-flash";
  52. };
  53. };
  54. };