sromc.c 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. /*
  2. * Copyright (C) 2010 Samsung Electronics
  3. * Naveen Krishna Ch <ch.naveen@samsung.com>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <asm/io.h>
  25. #include <asm/arch/smc.h>
  26. /*
  27. * s5pc1xx_config_sromc() - select the proper SROMC Bank and configure the
  28. * band width control and bank control registers
  29. * srom_bank - SROM Bank 0 to 5
  30. * smc_bw_conf - SMC Band witdh reg configuration value
  31. * smc_bc_conf - SMC Bank Control reg configuration value
  32. */
  33. void s5pc1xx_config_sromc(u32 srom_bank, u32 smc_bw_conf, u32 smc_bc_conf)
  34. {
  35. u32 tmp;
  36. struct s5pc1xx_smc *srom;
  37. if (cpu_is_s5pc100())
  38. srom = (struct s5pc1xx_smc *)S5PC100_SROMC_BASE;
  39. else
  40. srom = (struct s5pc1xx_smc *)S5PC110_SROMC_BASE;
  41. /* Configure SMC_BW register to handle proper SROMC bank */
  42. tmp = srom->bw;
  43. tmp &= ~(0xF << (srom_bank * 4));
  44. tmp |= smc_bw_conf;
  45. srom->bw = tmp;
  46. /* Configure SMC_BC register */
  47. srom->bc[srom_bank] = smc_bc_conf;
  48. }