p1023.c 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * Copyright 2011 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License as
  6. * published by the Free Software Foundation; either version 2 of
  7. * the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  17. * MA 02111-1307 USA
  18. */
  19. #include <common.h>
  20. #include <phy.h>
  21. #include <fm_eth.h>
  22. #include <asm/io.h>
  23. #include <asm/immap_85xx.h>
  24. #include <asm/fsl_serdes.h>
  25. u32 port_to_devdisr[] = {
  26. [FM1_DTSEC1] = MPC85xx_DEVDISR_TSEC1,
  27. [FM1_DTSEC2] = MPC85xx_DEVDISR_TSEC2,
  28. };
  29. static int is_device_disabled(enum fm_port port)
  30. {
  31. ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
  32. u32 devdisr = in_be32(&gur->devdisr);
  33. return port_to_devdisr[port] & devdisr;
  34. }
  35. void fman_disable_port(enum fm_port port)
  36. {
  37. ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
  38. setbits_be32(&gur->devdisr, port_to_devdisr[port]);
  39. }
  40. phy_interface_t fman_port_enet_if(enum fm_port port)
  41. {
  42. ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
  43. u32 pordevsr = in_be32(&gur->pordevsr);
  44. if (is_device_disabled(port))
  45. return PHY_INTERFACE_MODE_NONE;
  46. /* DTSEC1 can be SGMII, RGMII or RMII */
  47. if (port == FM1_DTSEC1) {
  48. if (is_serdes_configured(SGMII_FM1_DTSEC1))
  49. return PHY_INTERFACE_MODE_SGMII;
  50. if (pordevsr & MPC85xx_PORDEVSR_SGMII1_DIS) {
  51. if (pordevsr & MPC85xx_PORDEVSR_TSEC1_PRTC)
  52. return PHY_INTERFACE_MODE_RGMII;
  53. else
  54. return PHY_INTERFACE_MODE_RMII;
  55. }
  56. }
  57. /* DTSEC2 only supports SGMII or RGMII */
  58. if (port == FM1_DTSEC2) {
  59. if (is_serdes_configured(SGMII_FM1_DTSEC2))
  60. return PHY_INTERFACE_MODE_SGMII;
  61. if (pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS)
  62. return PHY_INTERFACE_MODE_RGMII;
  63. }
  64. return PHY_INTERFACE_MODE_NONE;
  65. }