soc.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * (C) Copyright 2007
  3. * Sascha Hauer, Pengutronix
  4. *
  5. * (C) Copyright 2009 Freescale Semiconductor, Inc.
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #include <common.h>
  26. #include <asm/arch/imx-regs.h>
  27. #include <asm/errno.h>
  28. #include <asm/io.h>
  29. u32 get_cpu_rev(void)
  30. {
  31. int reg;
  32. int system_rev;
  33. reg = __raw_readl(ROM_SI_REV);
  34. switch (reg) {
  35. case 0x02:
  36. system_rev = 0x51000 | CHIP_REV_1_1;
  37. break;
  38. case 0x10:
  39. if ((__raw_readl(GPIO1_BASE_ADDR + 0x0) & (0x1 << 22)) == 0)
  40. system_rev = 0x51000 | CHIP_REV_2_5;
  41. else
  42. system_rev = 0x51000 | CHIP_REV_2_0;
  43. break;
  44. case 0x20:
  45. system_rev = 0x51000 | CHIP_REV_3_0;
  46. break;
  47. return system_rev;
  48. default:
  49. system_rev = 0x51000 | CHIP_REV_1_0;
  50. break;
  51. }
  52. return system_rev;
  53. }
  54. #if defined(CONFIG_DISPLAY_CPUINFO)
  55. int print_cpuinfo(void)
  56. {
  57. u32 cpurev;
  58. cpurev = get_cpu_rev();
  59. printf("CPU: Freescale i.MX51 family %d.%dV at %d MHz\n",
  60. (cpurev & 0xF0) >> 4,
  61. (cpurev & 0x0F) >> 4,
  62. get_mcu_main_clk() / 1000000);
  63. return 0;
  64. }
  65. #endif
  66. /*
  67. * Initializes on-chip ethernet controllers.
  68. * to override, implement board_eth_init()
  69. */
  70. #if defined(CONFIG_FEC_MXC)
  71. extern int fecmxc_initialize(bd_t *bis);
  72. #endif
  73. int cpu_eth_init(bd_t *bis)
  74. {
  75. int rc = -ENODEV;
  76. #if defined(CONFIG_FEC_MXC)
  77. rc = fecmxc_initialize(bis);
  78. #endif
  79. return rc;
  80. }
  81. /*
  82. * Initializes on-chip MMC controllers.
  83. * to override, implement board_mmc_init()
  84. */
  85. int cpu_mmc_init(bd_t *bis)
  86. {
  87. #ifdef CONFIG_FSL_ESDHC
  88. return fsl_esdhc_mmc_init(bis);
  89. #else
  90. return 0;
  91. #endif
  92. }
  93. void reset_cpu(ulong addr)
  94. {
  95. __raw_writew(4, WDOG1_BASE_ADDR);
  96. }