coreboot.h 8.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305
  1. /*
  2. * Copyright (c) 2011 The Chromium OS Authors.
  3. * (C) Copyright 2008
  4. * Graeme Russ, graeme.russ@gmail.com.
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <asm/ibmpc.h>
  25. /*
  26. * board/config.h - configuration options, board specific
  27. */
  28. #ifndef __CONFIG_H
  29. #define __CONFIG_H
  30. /*
  31. * High Level Configuration Options
  32. * (easy to change)
  33. */
  34. #define CONFIG_SYS_COREBOOT
  35. #define CONFIG_SHOW_BOOT_PROGRESS
  36. #define CONFIG_LAST_STAGE_INIT
  37. #define CONFIG_SYS_VSNPRINTF
  38. #define CONFIG_INTEL_CORE_ARCH /* Sandy bridge and ivy bridge chipsets. */
  39. #define CONFIG_ZBOOT_32
  40. #define CONFIG_PHYSMEM
  41. #define CONFIG_SYS_EARLY_PCI_INIT
  42. #define CONFIG_LMB
  43. #define CONFIG_OF_LIBFDT
  44. #define CONFIG_OF_CONTROL
  45. #define CONFIG_OF_SEPARATE
  46. #define CONFIG_DEFAULT_DEVICE_TREE link
  47. /*-----------------------------------------------------------------------
  48. * Watchdog Configuration
  49. */
  50. #undef CONFIG_WATCHDOG
  51. #undef CONFIG_HW_WATCHDOG
  52. /* SATA AHCI storage */
  53. #define CONFIG_SCSI_AHCI
  54. #ifdef CONFIG_SCSI_AHCI
  55. #define CONFIG_SYS_64BIT_LBA
  56. #define CONFIG_SATA_INTEL 1
  57. #define CONFIG_SCSI_DEV_LIST {PCI_VENDOR_ID_INTEL, \
  58. PCI_DEVICE_ID_INTEL_NM10_AHCI}, \
  59. {PCI_VENDOR_ID_INTEL, \
  60. PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_MOBILE}, \
  61. {PCI_VENDOR_ID_INTEL, \
  62. PCI_DEVICE_ID_INTEL_COUGARPOINT_AHCI_SERIES6}, \
  63. {PCI_VENDOR_ID_INTEL, \
  64. PCI_DEVICE_ID_INTEL_PANTHERPOINT_AHCI_MOBILE}
  65. #define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
  66. #define CONFIG_SYS_SCSI_MAX_LUN 1
  67. #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
  68. CONFIG_SYS_SCSI_MAX_LUN)
  69. #endif
  70. /* Generic TPM interfaced through LPC bus */
  71. #define CONFIG_GENERIC_LPC_TPM
  72. #define CONFIG_TPM_TIS_BASE_ADDRESS 0xfed40000
  73. /*-----------------------------------------------------------------------
  74. * Real Time Clock Configuration
  75. */
  76. #define CONFIG_RTC_MC146818
  77. #define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
  78. #define CONFIG_SYS_ISA_IO CONFIG_SYS_ISA_IO_BASE_ADDRESS
  79. /*-----------------------------------------------------------------------
  80. * Serial Configuration
  81. */
  82. #define CONFIG_CONS_INDEX 1
  83. #define CONFIG_SYS_NS16550
  84. #define CONFIG_SYS_NS16550_SERIAL
  85. #define CONFIG_SYS_NS16550_REG_SIZE 1
  86. #define CONFIG_SYS_NS16550_CLK 1843200
  87. #define CONFIG_BAUDRATE 9600
  88. #define CONFIG_SYS_BAUDRATE_TABLE {300, 600, 1200, 2400, 4800, \
  89. 9600, 19200, 38400, 115200}
  90. #define CONFIG_SYS_NS16550_COM1 UART0_BASE
  91. #define CONFIG_SYS_NS16550_COM2 UART1_BASE
  92. #define CONFIG_SYS_NS16550_PORT_MAPPED
  93. #define CONFIG_STD_DEVICES_SETTINGS "stdin=usbkbd,vga,eserial0\0" \
  94. "stdout=vga,eserial0,cbmem\0" \
  95. "stderr=vga,eserial0,cbmem\0"
  96. #define CONFIG_CONSOLE_MUX
  97. #define CONFIG_SYS_CONSOLE_IS_IN_ENV
  98. #define CONFIG_SYS_STDIO_DEREGISTER
  99. #define CONFIG_CBMEM_CONSOLE
  100. #define CONFIG_CMDLINE_EDITING
  101. #define CONFIG_COMMAND_HISTORY
  102. #define CONFIG_AUTOCOMPLETE
  103. #define CONFIG_SUPPORT_VFAT
  104. /************************************************************
  105. * ATAPI support (experimental)
  106. ************************************************************/
  107. #define CONFIG_ATAPI
  108. /************************************************************
  109. * DISK Partition support
  110. ************************************************************/
  111. #define CONFIG_EFI_PARTITION
  112. #define CONFIG_DOS_PARTITION
  113. #define CONFIG_MAC_PARTITION
  114. #define CONFIG_ISO_PARTITION /* Experimental */
  115. #define CONFIG_CMD_PART
  116. #define CONFIG_CMD_CBFS
  117. #define CONFIG_CMD_EXT4
  118. #define CONFIG_CMD_EXT4_WRITE
  119. #define CONFIG_PARTITION_UUIDS
  120. /*-----------------------------------------------------------------------
  121. * Video Configuration
  122. */
  123. #define CONFIG_VIDEO
  124. #define CONFIG_VIDEO_COREBOOT
  125. #define CONFIG_VIDEO_SW_CURSOR
  126. #define VIDEO_FB_16BPP_WORD_SWAP
  127. #define CONFIG_I8042_KBD
  128. #define CONFIG_CFB_CONSOLE
  129. #define CONFIG_SYS_CONSOLE_INFO_QUIET
  130. /* x86 GPIOs are accessed through a PCI device */
  131. #define CONFIG_INTEL_ICH6_GPIO
  132. /*-----------------------------------------------------------------------
  133. * Command line configuration.
  134. */
  135. #include <config_cmd_default.h>
  136. #define CONFIG_CMD_BDI
  137. #define CONFIG_CMD_BOOTD
  138. #define CONFIG_CMD_CONSOLE
  139. #define CONFIG_CMD_DATE
  140. #define CONFIG_CMD_ECHO
  141. #undef CONFIG_CMD_FLASH
  142. #define CONFIG_CMD_FPGA
  143. #define CONFIG_CMD_GPIO
  144. #define CONFIG_CMD_IMI
  145. #undef CONFIG_CMD_IMLS
  146. #define CONFIG_CMD_IO
  147. #define CONFIG_CMD_IRQ
  148. #define CONFIG_CMD_ITEST
  149. #define CONFIG_CMD_LOADB
  150. #define CONFIG_CMD_LOADS
  151. #define CONFIG_CMD_MEMORY
  152. #define CONFIG_CMD_MISC
  153. #define CONFIG_CMD_NET
  154. #undef CONFIG_CMD_NFS
  155. #define CONFIG_CMD_PCI
  156. #define CONFIG_CMD_PING
  157. #define CONFIG_CMD_RUN
  158. #define CONFIG_CMD_SAVEENV
  159. #define CONFIG_CMD_SETGETDCR
  160. #define CONFIG_CMD_SOURCE
  161. #define CONFIG_CMD_TIME
  162. #define CONFIG_CMD_GETTIME
  163. #define CONFIG_CMD_XIMG
  164. #define CONFIG_CMD_SCSI
  165. #define CONFIG_CMD_FAT
  166. #define CONFIG_CMD_EXT2
  167. #define CONFIG_CMD_ZBOOT
  168. #define CONFIG_BOOTDELAY 2
  169. #define CONFIG_BOOTARGS \
  170. "root=/dev/sdb3 init=/sbin/init rootwait ro"
  171. #define CONFIG_BOOTCOMMAND \
  172. "ext2load scsi 0:3 01000000 /boot/vmlinuz; zboot 01000000"
  173. #if defined(CONFIG_CMD_KGDB)
  174. #define CONFIG_KGDB_BAUDRATE 115200
  175. #define CONFIG_KGDB_SER_INDEX 2
  176. #endif
  177. /*
  178. * Miscellaneous configurable options
  179. */
  180. #define CONFIG_SYS_LONGHELP
  181. #define CONFIG_SYS_PROMPT "boot > "
  182. #define CONFIG_SYS_CBSIZE 256
  183. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  184. sizeof(CONFIG_SYS_PROMPT) + \
  185. 16)
  186. #define CONFIG_SYS_MAXARGS 16
  187. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  188. #define CONFIG_SYS_MEMTEST_START 0x00100000
  189. #define CONFIG_SYS_MEMTEST_END 0x01000000
  190. #define CONFIG_SYS_LOAD_ADDR 0x100000
  191. #define CONFIG_SYS_HZ 1000
  192. #define CONFIG_SYS_X86_ISR_TIMER
  193. /*-----------------------------------------------------------------------
  194. * SDRAM Configuration
  195. */
  196. #define CONFIG_NR_DRAM_BANKS 4
  197. /* CONFIG_SYS_SDRAM_DRCTMCTL Overrides the following*/
  198. #undef CONFIG_SYS_SDRAM_PRECHARGE_DELAY
  199. #undef CONFIG_SYS_SDRAM_RAS_CAS_DELAY
  200. #undef CONFIG_SYS_SDRAM_CAS_LATENCY_2T
  201. #undef CONFIG_SYS_SDRAM_CAS_LATENCY_3T
  202. /*-----------------------------------------------------------------------
  203. * CPU Features
  204. */
  205. #define CONFIG_SYS_GENERIC_TIMER
  206. #define CONFIG_SYS_PCAT_INTERRUPTS
  207. #define CONFIG_SYS_NUM_IRQS 16
  208. /*-----------------------------------------------------------------------
  209. * Memory organization:
  210. * 32kB Stack
  211. * 16kB Cache-As-RAM @ 0x19200000
  212. * 256kB Monitor
  213. * (128kB + Environment Sector Size) malloc pool
  214. */
  215. #define CONFIG_SYS_STACK_SIZE (32 * 1024)
  216. #define CONFIG_SYS_CAR_ADDR 0x19200000
  217. #define CONFIG_SYS_CAR_SIZE (16 * 1024)
  218. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  219. #define CONFIG_SYS_MONITOR_LEN (256 * 1024)
  220. #define CONFIG_SYS_MALLOC_LEN (0x20000 + 128 * 1024)
  221. /* allow to overwrite serial and ethaddr */
  222. #define CONFIG_ENV_OVERWRITE
  223. /*-----------------------------------------------------------------------
  224. * FLASH configuration
  225. */
  226. #define CONFIG_ICH_SPI
  227. #define CONFIG_SPI_FLASH
  228. #define CONFIG_SPI_FLASH_MACRONIX
  229. #define CONFIG_SPI_FLASH_WINBOND
  230. #define CONFIG_SPI_FLASH_GIGADEVICE
  231. #define CONFIG_SYS_NO_FLASH
  232. #define CONFIG_CMD_SF
  233. #define CONFIG_CMD_SF_TEST
  234. #define CONFIG_CMD_SPI
  235. #define CONFIG_SPI
  236. /*-----------------------------------------------------------------------
  237. * Environment configuration
  238. */
  239. #define CONFIG_ENV_IS_NOWHERE
  240. #define CONFIG_ENV_SIZE 0x01000
  241. /*-----------------------------------------------------------------------
  242. * PCI configuration
  243. */
  244. #define CONFIG_PCI
  245. /*-----------------------------------------------------------------------
  246. * USB configuration
  247. */
  248. #define CONFIG_USB_EHCI
  249. #define CONFIG_USB_EHCI_PCI
  250. #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 12
  251. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  252. #define CONFIG_USB_STORAGE
  253. #define CONFIG_USB_KEYBOARD
  254. #define CONFIG_SYS_USB_EVENT_POLL
  255. #define CONFIG_USB_HOST_ETHER
  256. #define CONFIG_USB_ETHER_ASIX
  257. #define CONFIG_USB_ETHER_SMSC95XX
  258. #define CONFIG_CMD_USB
  259. #define CONFIG_EXTRA_ENV_SETTINGS \
  260. CONFIG_STD_DEVICES_SETTINGS
  261. #endif /* __CONFIG_H */