mx6qsabrelite.h 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222
  1. /*
  2. * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
  3. *
  4. * Configuration settings for the Freescale i.MX6Q Sabre Lite board.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  19. * MA 02111-1307 USA
  20. */
  21. #ifndef __CONFIG_H
  22. #define __CONFIG_H
  23. #define CONFIG_MX6Q
  24. #define CONFIG_SYS_MX6_HCLK 24000000
  25. #define CONFIG_SYS_MX6_CLK32 32768
  26. #define CONFIG_DISPLAY_CPUINFO
  27. #define CONFIG_DISPLAY_BOARDINFO
  28. #define CONFIG_MACH_TYPE 3769
  29. #include <asm/arch/imx-regs.h>
  30. #define CONFIG_CMDLINE_TAG
  31. #define CONFIG_SETUP_MEMORY_TAGS
  32. #define CONFIG_INITRD_TAG
  33. #define CONFIG_REVISION_TAG
  34. /* Size of malloc() pool */
  35. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
  36. #define CONFIG_ARCH_CPU_INIT
  37. #define CONFIG_BOARD_EARLY_INIT_F
  38. #define CONFIG_MXC_GPIO
  39. #define CONFIG_MXC_UART
  40. #define CONFIG_MXC_UART_BASE UART2_BASE
  41. #define CONFIG_CMD_SF
  42. #ifdef CONFIG_CMD_SF
  43. #define CONFIG_SPI_FLASH
  44. #define CONFIG_SPI_FLASH_SST
  45. #define CONFIG_MXC_SPI
  46. #define CONFIG_SF_DEFAULT_BUS 0
  47. #define CONFIG_SF_DEFAULT_CS (0|(GPIO_NUMBER(3, 19)<<8))
  48. #define CONFIG_SF_DEFAULT_SPEED 25000000
  49. #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
  50. #endif
  51. /* MMC Configs */
  52. #define CONFIG_FSL_ESDHC
  53. #define CONFIG_FSL_USDHC
  54. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  55. #define CONFIG_SYS_FSL_USDHC_NUM 2
  56. #define CONFIG_MMC
  57. #define CONFIG_CMD_MMC
  58. #define CONFIG_GENERIC_MMC
  59. #define CONFIG_CMD_EXT2
  60. #define CONFIG_CMD_FAT
  61. #define CONFIG_DOS_PARTITION
  62. #define CONFIG_CMD_PING
  63. #define CONFIG_CMD_DHCP
  64. #define CONFIG_CMD_MII
  65. #define CONFIG_CMD_NET
  66. #define CONFIG_FEC_MXC
  67. #define CONFIG_MII
  68. #define IMX_FEC_BASE ENET_BASE_ADDR
  69. #define CONFIG_FEC_XCV_TYPE RGMII
  70. #define CONFIG_ETHPRIME "FEC"
  71. #define CONFIG_FEC_MXC_PHYADDR 6
  72. #define CONFIG_PHYLIB
  73. #define CONFIG_PHY_MICREL
  74. /* USB Configs */
  75. #define CONFIG_CMD_USB
  76. #define CONFIG_CMD_FAT
  77. #define CONFIG_USB_EHCI
  78. #define CONFIG_USB_EHCI_MX6
  79. #define CONFIG_USB_STORAGE
  80. #define CONFIG_USB_HOST_ETHER
  81. #define CONFIG_USB_ETHER_ASIX
  82. #define CONFIG_USB_ETHER_SMSC95XX
  83. #define CONFIG_MXC_USB_PORT 1
  84. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  85. #define CONFIG_MXC_USB_FLAGS 0
  86. /* allow to overwrite serial and ethaddr */
  87. #define CONFIG_ENV_OVERWRITE
  88. #define CONFIG_CONS_INDEX 1
  89. #define CONFIG_BAUDRATE 115200
  90. #define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
  91. /* Command definition */
  92. #include <config_cmd_default.h>
  93. #undef CONFIG_CMD_IMLS
  94. #define CONFIG_BOOTDELAY 3
  95. #define CONFIG_LOADADDR 0x10800000
  96. #define CONFIG_SYS_TEXT_BASE 0x17800000
  97. #define CONFIG_EXTRA_ENV_SETTINGS \
  98. "script=boot.scr\0" \
  99. "uimage=uImage\0" \
  100. "console=ttymxc1\0" \
  101. "fdt_high=0xffffffff\0" \
  102. "initrd_high=0xffffffff\0" \
  103. "mmcdev=0\0" \
  104. "mmcpart=2\0" \
  105. "mmcroot=/dev/mmcblk0p3 rootwait rw\0" \
  106. "mmcargs=setenv bootargs console=${console},${baudrate} " \
  107. "root=${mmcroot}\0" \
  108. "loadbootscript=" \
  109. "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
  110. "bootscript=echo Running bootscript from mmc ...; " \
  111. "source\0" \
  112. "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
  113. "mmcboot=echo Booting from mmc ...; " \
  114. "run mmcargs; " \
  115. "bootm\0" \
  116. "netargs=setenv bootargs console=${console},${baudrate} " \
  117. "root=/dev/nfs " \
  118. "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
  119. "netboot=echo Booting from net ...; " \
  120. "run netargs; " \
  121. "dhcp ${uimage}; bootm\0" \
  122. #define CONFIG_BOOTCOMMAND \
  123. "mmc dev ${mmcdev};" \
  124. "if mmc rescan ${mmcdev}; then " \
  125. "if run loadbootscript; then " \
  126. "run bootscript; " \
  127. "else " \
  128. "if run loaduimage; then " \
  129. "run mmcboot; " \
  130. "else run netboot; " \
  131. "fi; " \
  132. "fi; " \
  133. "else run netboot; fi"
  134. #define CONFIG_ARP_TIMEOUT 200UL
  135. /* Miscellaneous configurable options */
  136. #define CONFIG_SYS_LONGHELP
  137. #define CONFIG_SYS_HUSH_PARSER
  138. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  139. #define CONFIG_SYS_PROMPT "MX6QSABRELITE U-Boot > "
  140. #define CONFIG_AUTO_COMPLETE
  141. #define CONFIG_SYS_CBSIZE 256
  142. /* Print Buffer Size */
  143. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  144. #define CONFIG_SYS_MAXARGS 16
  145. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  146. #define CONFIG_SYS_MEMTEST_START 0x10000000
  147. #define CONFIG_SYS_MEMTEST_END 0x10010000
  148. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  149. #define CONFIG_SYS_HZ 1000
  150. #define CONFIG_CMDLINE_EDITING
  151. #define CONFIG_STACKSIZE (128 * 1024)
  152. /* Physical Memory Map */
  153. #define CONFIG_NR_DRAM_BANKS 1
  154. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  155. #define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
  156. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  157. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  158. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  159. #define CONFIG_SYS_INIT_SP_OFFSET \
  160. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  161. #define CONFIG_SYS_INIT_SP_ADDR \
  162. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  163. /* FLASH and environment organization */
  164. #define CONFIG_SYS_NO_FLASH
  165. #define CONFIG_ENV_SIZE (8 * 1024)
  166. #define CONFIG_ENV_IS_IN_MMC
  167. /* #define CONFIG_ENV_IS_IN_SPI_FLASH */
  168. #if defined(CONFIG_ENV_IS_IN_MMC)
  169. #define CONFIG_ENV_OFFSET (6 * 64 * 1024)
  170. #define CONFIG_SYS_MMC_ENV_DEV 0
  171. #elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
  172. #define CONFIG_ENV_OFFSET (768 * 1024)
  173. #define CONFIG_ENV_SECT_SIZE (8 * 1024)
  174. #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
  175. #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
  176. #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
  177. #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
  178. #endif
  179. #define CONFIG_OF_LIBFDT
  180. #define CONFIG_CMD_BOOTZ
  181. #define CONFIG_SYS_DCACHE_OFF
  182. #ifndef CONFIG_SYS_DCACHE_OFF
  183. #define CONFIG_CMD_CACHE
  184. #endif
  185. #endif /* __CONFIG_H */