u-boot.lds 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130
  1. /*
  2. * Copyright 2007-2009, 2011 Freescale Semiconductor, Inc.
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #include "config.h" /* CONFIG_BOARDDIR */
  23. #ifdef CONFIG_RESET_VECTOR_ADDRESS
  24. #define RESET_VECTOR_ADDRESS CONFIG_RESET_VECTOR_ADDRESS
  25. #else
  26. #define RESET_VECTOR_ADDRESS 0xfffffffc
  27. #endif
  28. OUTPUT_ARCH(powerpc)
  29. PHDRS
  30. {
  31. text PT_LOAD;
  32. bss PT_LOAD;
  33. }
  34. SECTIONS
  35. {
  36. /* Read-only sections, merged into text segment: */
  37. . = + SIZEOF_HEADERS;
  38. .interp : { *(.interp) }
  39. .text :
  40. {
  41. *(.text*)
  42. } :text
  43. _etext = .;
  44. PROVIDE (etext = .);
  45. .rodata :
  46. {
  47. *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
  48. } :text
  49. /* Read-write section, merged into data segment: */
  50. . = (. + 0x00FF) & 0xFFFFFF00;
  51. _erotext = .;
  52. PROVIDE (erotext = .);
  53. .reloc :
  54. {
  55. _GOT2_TABLE_ = .;
  56. KEEP(*(.got2))
  57. KEEP(*(.got))
  58. PROVIDE(_GLOBAL_OFFSET_TABLE_ = . + 4);
  59. _FIXUP_TABLE_ = .;
  60. KEEP(*(.fixup))
  61. }
  62. __got2_entries = ((_GLOBAL_OFFSET_TABLE_ - _GOT2_TABLE_) >> 2) - 1;
  63. __fixup_entries = (. - _FIXUP_TABLE_) >> 2;
  64. .data :
  65. {
  66. *(.data*)
  67. *(.sdata*)
  68. }
  69. _edata = .;
  70. PROVIDE (edata = .);
  71. . = .;
  72. __u_boot_cmd_start = .;
  73. .u_boot_cmd : { *(.u_boot_cmd) }
  74. __u_boot_cmd_end = .;
  75. . = .;
  76. __start___ex_table = .;
  77. __ex_table : { *(__ex_table) }
  78. __stop___ex_table = .;
  79. . = ALIGN(256);
  80. __init_begin = .;
  81. .text.init : { *(.text.init) }
  82. .data.init : { *(.data.init) }
  83. . = ALIGN(256);
  84. __init_end = .;
  85. .bootpg RESET_VECTOR_ADDRESS - 0xffc :
  86. {
  87. arch/powerpc/cpu/mpc85xx/start.o (.bootpg)
  88. } :text = 0xffff
  89. .resetvec RESET_VECTOR_ADDRESS :
  90. {
  91. KEEP(*(.resetvec))
  92. } :text = 0xffff
  93. . = RESET_VECTOR_ADDRESS + 0x4;
  94. /*
  95. * Make sure that the bss segment isn't linked at 0x0, otherwise its
  96. * address won't be updated during relocation fixups. Note that
  97. * this is a temporary fix. Code to dynamically the fixup the bss
  98. * location will be added in the future. When the bss relocation
  99. * fixup code is present this workaround should be removed.
  100. */
  101. #if (RESET_VECTOR_ADDRESS == 0xfffffffc)
  102. . |= 0x10;
  103. #endif
  104. __bss_start = .;
  105. .bss (NOLOAD) :
  106. {
  107. *(.sbss*)
  108. *(.bss*)
  109. *(COMMON)
  110. } :bss
  111. . = ALIGN(4);
  112. __bss_end__ = . ;
  113. PROVIDE (end = .);
  114. }