r2dplus.c 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. /*
  2. * Copyright (C) 2007,2008
  3. * Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <ide.h>
  25. #include <asm/processor.h>
  26. #include <asm/pci.h>
  27. int checkboard(void)
  28. {
  29. puts("BOARD: Renesas Solutions R2D Plus\n");
  30. return 0;
  31. }
  32. int board_init(void)
  33. {
  34. return 0;
  35. }
  36. int dram_init (void)
  37. {
  38. DECLARE_GLOBAL_DATA_PTR;
  39. gd->bd->bi_memstart = CFG_SDRAM_BASE;
  40. gd->bd->bi_memsize = CFG_SDRAM_SIZE;
  41. printf("DRAM: %dMB\n", CFG_SDRAM_SIZE / (1024 * 1024));
  42. return 0;
  43. }
  44. int board_late_init(void)
  45. {
  46. return 0;
  47. }
  48. #define FPGA_BASE 0xA4000000
  49. #define FPGA_CFCTL (FPGA_BASE + 0x04)
  50. #define FPGA_CFPOW (FPGA_BASE + 0x06)
  51. #define FPGA_CFCDINTCLR (FPGA_BASE + 0x2A)
  52. void ide_set_reset (int idereset)
  53. {
  54. /* if reset = 1 IDE reset will be asserted */
  55. if (idereset){
  56. (*(vu_short *)FPGA_CFCTL) = 0x432;
  57. (*(vu_short *)FPGA_CFPOW) |= 0x02;
  58. (*(vu_short *)FPGA_CFCDINTCLR) = 0x01;
  59. }
  60. }
  61. #if defined(CONFIG_PCI)
  62. static struct pci_controller hose;
  63. void pci_init_board(void)
  64. {
  65. pci_sh7751_init( &hose );
  66. }
  67. #endif /* CONFIG_PCI */