interrupts.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115
  1. /*
  2. * (C) Copyright 2000-2002
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * (C) Copyright 2002 (440 port)
  6. * Scott McNutt, Artesyn Communication Producs, smcnutt@artsyncp.com
  7. *
  8. * (C) Copyright 2003 Motorola Inc. (MPC85xx port)
  9. * Xianghua Xiao (X.Xiao@motorola.com)
  10. *
  11. * (C) Copyright 2004, 2007 Freescale Semiconductor. (MPC86xx Port)
  12. * Jeff Brown
  13. * Srikanth Srinivasan (srikanth.srinivasan@freescale.com)
  14. *
  15. * See file CREDITS for list of people who contributed to this
  16. * project.
  17. *
  18. * This program is free software; you can redistribute it and/or
  19. * modify it under the terms of the GNU General Public License as
  20. * published by the Free Software Foundation; either version 2 of
  21. * the License, or (at your option) any later version.
  22. *
  23. * This program is distributed in the hope that it will be useful,
  24. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  25. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  26. * GNU General Public License for more details.
  27. *
  28. * You should have received a copy of the GNU General Public License
  29. * along with this program; if not, write to the Free Software
  30. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  31. * MA 02111-1307 USA
  32. */
  33. #include <common.h>
  34. #include <mpc86xx.h>
  35. #include <command.h>
  36. #include <asm/processor.h>
  37. int interrupt_init_cpu(unsigned long *decrementer_count)
  38. {
  39. volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
  40. volatile ccsr_pic_t *pic = &immr->im_pic;
  41. pic->gcr = MPC86xx_PICGCR_RST;
  42. while (pic->gcr & MPC86xx_PICGCR_RST)
  43. ;
  44. pic->gcr = MPC86xx_PICGCR_MODE;
  45. *decrementer_count = get_tbclk() / CONFIG_SYS_HZ;
  46. debug("interrupt init: tbclk() = %d MHz, decrementer_count = %ld\n",
  47. (get_tbclk() / 1000000),
  48. *decrementer_count);
  49. #ifdef CONFIG_INTERRUPTS
  50. pic->iivpr1 = 0x810001; /* 50220 enable mcm interrupts */
  51. debug("iivpr1@%x = %x\n", &pic->iivpr1, pic->iivpr1);
  52. pic->iivpr2 = 0x810002; /* 50240 enable ddr interrupts */
  53. debug("iivpr2@%x = %x\n", &pic->iivpr2, pic->iivpr2);
  54. pic->iivpr3 = 0x810003; /* 50260 enable lbc interrupts */
  55. debug("iivpr3@%x = %x\n", &pic->iivpr3, pic->iivpr3);
  56. #if defined(CONFIG_PCI1) || defined(CONFIG_PCIE1)
  57. pic->iivpr8 = 0x810008; /* enable pcie1 interrupts */
  58. debug("iivpr8@%x = %x\n", &pic->iivpr8, pic->iivpr8);
  59. #endif
  60. #if defined(CONFIG_PCI2) || defined(CONFIG_PCIE2)
  61. pic->iivpr9 = 0x810009; /* enable pcie2 interrupts */
  62. debug("iivpr9@%x = %x\n", &pic->iivpr9, pic->iivpr9);
  63. #endif
  64. pic->ctpr = 0; /* 40080 clear current task priority register */
  65. #endif
  66. return 0;
  67. }
  68. /*
  69. * timer_interrupt - gets called when the decrementer overflows,
  70. * with interrupts disabled.
  71. * Trivial implementation - no need to be really accurate.
  72. */
  73. void timer_interrupt_cpu(struct pt_regs *regs)
  74. {
  75. /* nothing to do here */
  76. }
  77. /*
  78. * Install and free a interrupt handler. Not implemented yet.
  79. */
  80. void irq_install_handler(int vec, interrupt_handler_t *handler, void *arg)
  81. {
  82. }
  83. void irq_free_handler(int vec)
  84. {
  85. }
  86. /*
  87. * irqinfo - print information about PCI devices,not implemented.
  88. */
  89. int do_irqinfo(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
  90. {
  91. return 0;
  92. }
  93. /*
  94. * Handle external interrupts
  95. */
  96. void external_interrupt(struct pt_regs *regs)
  97. {
  98. puts("external_interrupt (oops!)\n");
  99. }