xupv2p.h 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227
  1. /*
  2. * (C) Copyright 2007-2008 Michal Simek
  3. *
  4. * Michal SIMEK <monstr@monstr.eu>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef __CONFIG_H
  25. #define __CONFIG_H
  26. #include "../board/xilinx/xupv2p/xparameters.h"
  27. #define CONFIG_MICROBLAZE 1 /* MicroBlaze CPU */
  28. #define CONFIG_XUPV2P 1
  29. /* uart */
  30. #ifdef XILINX_UARTLITE_BASEADDR
  31. #define CONFIG_XILINX_UARTLITE
  32. #define CONFIG_SERIAL_BASE XILINX_UARTLITE_BASEADDR
  33. #define CONFIG_BAUDRATE XILINX_UARTLITE_BAUDRATE
  34. #define CFG_BAUDRATE_TABLE { CONFIG_BAUDRATE }
  35. #else
  36. #ifdef XILINX_UART16550_BASEADDR
  37. #define CFG_NS16550
  38. #define CFG_NS16550_SERIAL
  39. #define CFG_NS16550_REG_SIZE 4
  40. #define CONFIG_CONS_INDEX 1
  41. #define CFG_NS16550_COM1 XILINX_UART16550_BASEADDR
  42. #define CFG_NS16550_CLK XILINX_UART16550_CLOCK_HZ
  43. #define CONFIG_BAUDRATE 115200
  44. #define CFG_BAUDRATE_TABLE { 9600, 115200 }
  45. #endif
  46. #endif
  47. /*
  48. * setting reset address
  49. *
  50. * TEXT_BASE is set to place, where the U-BOOT run in RAM, but
  51. * if you want to store U-BOOT in flash, set CFG_RESET_ADDRESS
  52. * to FLASH memory and after loading bitstream jump to FLASH.
  53. * U-BOOT auto-relocate to TEXT_BASE. After RESET command Microblaze
  54. * jump to CFG_RESET_ADDRESS where is the original U-BOOT code.
  55. */
  56. /* #define CFG_RESET_ADDRESS 0x36000000 */
  57. /* ethernet */
  58. #ifdef XILINX_EMAC_BASEADDR
  59. #define CONFIG_XILINX_EMAC 1
  60. #define CFG_ENET
  61. #else
  62. #ifdef XILINX_EMACLITE_BASEADDR
  63. #define CONFIG_XILINX_EMACLITE 1
  64. #define CFG_ENET
  65. #endif
  66. #endif
  67. #undef ET_DEBUG
  68. /* gpio */
  69. #ifdef XILINX_GPIO_BASEADDR
  70. #define CFG_GPIO_0 1
  71. #define CFG_GPIO_0_ADDR XILINX_GPIO_BASEADDR
  72. #endif
  73. /* interrupt controller */
  74. #ifdef XILINX_INTC_BASEADDR
  75. #define CFG_INTC_0 1
  76. #define CFG_INTC_0_ADDR XILINX_INTC_BASEADDR
  77. #define CFG_INTC_0_NUM XILINX_INTC_NUM_INTR_INPUTS
  78. #endif
  79. /* timer */
  80. #ifdef XILINX_TIMER_BASEADDR
  81. #if (XILINX_TIMER_IRQ != -1)
  82. #define CFG_TIMER_0 1
  83. #define CFG_TIMER_0_ADDR XILINX_TIMER_BASEADDR
  84. #define CFG_TIMER_0_IRQ XILINX_TIMER_IRQ
  85. #define FREQUENCE XILINX_CLOCK_FREQ
  86. #define CFG_TIMER_0_PRELOAD ( FREQUENCE/1000 )
  87. #endif
  88. #else
  89. #ifdef XILINX_CLOCK_FREQ
  90. #define CONFIG_XILINX_CLOCK_FREQ XILINX_CLOCK_FREQ
  91. #else
  92. #error BAD CLOCK FREQ
  93. #endif
  94. #endif
  95. /*
  96. * memory layout - Example
  97. * TEXT_BASE = 0x3600_0000;
  98. * CFG_SRAM_BASE = 0x3000_0000;
  99. * CFG_SRAM_SIZE = 0x1000_0000;
  100. *
  101. * CFG_GBL_DATA_OFFSET = 0x3000_0000 + 0x1000_0000 - 0x1000 = 0x3FFF_F000
  102. * CFG_MONITOR_BASE = 0x3FFF_F000 - 0x40000 = 0x3FFB_F000
  103. * CFG_MALLOC_BASE = 0x3FFB_F000 - 0x40000 = 0x3FF7_F000
  104. *
  105. * 0x3000_0000 CFG_SDRAM_BASE
  106. * FREE
  107. * 0x3600_0000 TEXT_BASE
  108. * U-BOOT code
  109. * 0x3602_0000
  110. * FREE
  111. *
  112. * STACK
  113. * 0x3FF7_F000 CFG_MALLOC_BASE
  114. * MALLOC_AREA 256kB Alloc
  115. * 0x3FFB_F000 CFG_MONITOR_BASE
  116. * MONITOR_CODE 256kB Env
  117. * 0x3FFF_F000 CFG_GBL_DATA_OFFSET
  118. * GLOBAL_DATA 4kB bd, gd
  119. * 0x4000_0000 CFG_SDRAM_BASE + CFG_SDRAM_SIZE
  120. */
  121. /* ddr sdram - main memory */
  122. #define CFG_SDRAM_BASE XILINX_RAM_START
  123. #define CFG_SDRAM_SIZE XILINX_RAM_SIZE
  124. #define CFG_MEMTEST_START CFG_SDRAM_BASE
  125. #define CFG_MEMTEST_END (CFG_SDRAM_BASE + 0x1000)
  126. /* global pointer */
  127. #define CFG_GBL_DATA_SIZE 0x1000 /* size of global data */
  128. #define CFG_GBL_DATA_OFFSET (CFG_SDRAM_BASE + CFG_SDRAM_SIZE - CFG_GBL_DATA_SIZE) /* start of global data */
  129. /* monitor code */
  130. #define SIZE 0x40000
  131. #define CFG_MONITOR_LEN SIZE
  132. #define CFG_MONITOR_BASE (CFG_GBL_DATA_OFFSET - CFG_MONITOR_LEN)
  133. #define CFG_MONITOR_END (CFG_MONITOR_BASE + CFG_MONITOR_LEN)
  134. #define CFG_MALLOC_LEN SIZE
  135. #define CFG_MALLOC_BASE (CFG_MONITOR_BASE - CFG_MALLOC_LEN)
  136. /* stack */
  137. #define CFG_INIT_SP_OFFSET CFG_MALLOC_BASE
  138. #define CFG_NO_FLASH 1
  139. #define CFG_ENV_IS_NOWHERE 1
  140. #define CFG_ENV_SIZE 0x1000
  141. #define CFG_ENV_ADDR (CFG_MONITOR_BASE - CFG_ENV_SIZE)
  142. /*
  143. * BOOTP options
  144. */
  145. #define CONFIG_BOOTP_BOOTFILESIZE
  146. #define CONFIG_BOOTP_BOOTPATH
  147. #define CONFIG_BOOTP_GATEWAY
  148. #define CONFIG_BOOTP_HOSTNAME
  149. /*
  150. * Command line configuration.
  151. */
  152. #include <config_cmd_default.h>
  153. #undef CONFIG_CMD_FLASH
  154. #undef CONFIG_CMD_JFFS2
  155. #undef CONFIG_CMD_IMLS
  156. #define CONFIG_CMD_ASKENV
  157. #define CONFIG_CMD_CACHE
  158. #define CONFIG_CMD_IRQ
  159. #ifndef CFG_ENET
  160. #undef CONFIG_CMD_NET
  161. #else
  162. #define CONFIG_CMD_PING
  163. #endif
  164. #ifdef XILINX_SYSACE_BASEADDR
  165. #define CONFIG_CMD_EXT2
  166. #define CONFIG_CMD_FAT
  167. #endif
  168. /* Miscellaneous configurable options */
  169. #define CFG_PROMPT "U-Boot-mONStR> "
  170. #define CFG_CBSIZE 512 /* size of console buffer */
  171. #define CFG_PBSIZE (CFG_CBSIZE + sizeof(CFG_PROMPT) + 16) /* print buffer size */
  172. #define CFG_MAXARGS 15 /* max number of command args */
  173. #define CFG_LONGHELP
  174. #define CFG_LOAD_ADDR 0x12000000 /* default load address */
  175. #define CONFIG_BOOTDELAY 30
  176. #define CONFIG_BOOTARGS "root=romfs"
  177. #define CONFIG_HOSTNAME "xupv2p"
  178. #define CONFIG_BOOTCOMMAND "base 0;tftp 11000000 image.img;bootm"
  179. #define CONFIG_IPADDR 192.168.0.3
  180. #define CONFIG_SERVERIP 192.168.0.5
  181. #define CONFIG_GATEWAYIP 192.168.0.1
  182. #define CONFIG_ETHADDR 00:E0:0C:00:00:FD
  183. /* architecture dependent code */
  184. #define CFG_USR_EXCEP /* user exception */
  185. #define CFG_HZ 1000
  186. #define CONFIG_PREBOOT "echo U-BOOT by mONStR;" \
  187. "base 0;" \
  188. "echo"
  189. /* system ace */
  190. #ifdef XILINX_SYSACE_BASEADDR
  191. #define CONFIG_SYSTEMACE
  192. /* #define DEBUG_SYSTEMACE */
  193. #define SYSTEMACE_CONFIG_FPGA
  194. #define CFG_SYSTEMACE_BASE XILINX_SYSACE_BASEADDR
  195. #define CFG_SYSTEMACE_WIDTH XILINX_SYSACE_MEM_WIDTH
  196. #define CONFIG_DOS_PARTITION
  197. #endif
  198. #define CONFIG_CMDLINE_EDITING
  199. #define CONFIG_OF_LIBFDT 1 /* flat device tree */
  200. #endif /* __CONFIG_H */