clocks.cfg 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. /*
  2. * Copyright (C) 2013 Boundary Devices
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not write to the Free Software
  19. * Foundation Inc. 51 Franklin Street Fifth Floor Boston,
  20. * MA 02110-1301 USA
  21. *
  22. * Device Configuration Data (DCD)
  23. *
  24. * Each entry must have the format:
  25. * Addr-type Address Value
  26. *
  27. * where:
  28. * Addr-type register length (1,2 or 4 bytes)
  29. * Address absolute address of the register
  30. * value value to be stored in the register
  31. */
  32. /* set the default clock gate to save power */
  33. DATA 4, CCM_CCGR0, 0x00C03F3F
  34. DATA 4, CCM_CCGR1, 0x0030FC03
  35. DATA 4, CCM_CCGR2, 0x0FFFC000
  36. DATA 4, CCM_CCGR3, 0x3FF00000
  37. DATA 4, CCM_CCGR4, 0x00FFF300
  38. DATA 4, CCM_CCGR5, 0x0F0000C3
  39. DATA 4, CCM_CCGR6, 0x000003FF
  40. /* enable AXI cache for VDOA/VPU/IPU */
  41. DATA 4, MX6_IOMUXC_GPR4, 0xF00000CF
  42. /* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
  43. DATA 4, MX6_IOMUXC_GPR6, 0x007F007F
  44. DATA 4, MX6_IOMUXC_GPR7, 0x007F007F
  45. /*
  46. * Setup CCM_CCOSR register as follows:
  47. *
  48. * cko1_en = 1 --> CKO1 enabled
  49. * cko1_div = 111 --> divide by 8
  50. * cko1_sel = 1011 --> ahb_clk_root
  51. *
  52. * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
  53. */
  54. DATA 4, CCM_CCOSR, 0x000000fb