omap730p2.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. /*
  2. * (C) Copyright 2003-2004
  3. * MPC Data Limited (http://www.mpc-data.co.uk)
  4. * Dave Peverley <dpeverley at mpc-data.co.uk>
  5. *
  6. * Configuation settings for the TI OMAP Perseus 2 board.
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /* allow to overwrite serial and ethaddr */
  29. #define CONFIG_ENV_OVERWRITE
  30. /*
  31. * High Level Configuration Options
  32. * (easy to change)
  33. */
  34. #define CONFIG_ARM926EJS 1 /* This is an arm926ejs CPU core */
  35. #define CONFIG_OMAP 1 /* in a TI OMAP core */
  36. #define CONFIG_OMAP730 1 /* which is in a 730 */
  37. #define CONFIG_P2_OMAP730 1 /* a Perseus 2 Board */
  38. /*
  39. * Input clock of PLL
  40. * The OMAP730 Perseus 2 has 13MHz input clock
  41. */
  42. #define CONFIG_SYS_CLK_FREQ 13000000
  43. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  44. #define CONFIG_MISC_INIT_R
  45. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  46. #define CONFIG_SETUP_MEMORY_TAGS 1
  47. /*
  48. * Size of malloc() pool
  49. */
  50. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
  51. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  52. /*
  53. * Hardware drivers
  54. */
  55. #define CONFIG_DRIVER_LAN91C96
  56. #define CONFIG_LAN91C96_BASE 0x04000300
  57. #define CONFIG_LAN91C96_EXT_PHY
  58. /*
  59. * NS16550 Configuration
  60. */
  61. #define CONFIG_SYS_NS16550
  62. #define CONFIG_SYS_NS16550_SERIAL
  63. #define CONFIG_SYS_NS16550_REG_SIZE (1)
  64. #define CONFIG_SYS_NS16550_CLK (48000000) /* can be 12M/32Khz or 48Mhz */
  65. #define CONFIG_SYS_NS16550_COM1 0xfffb0000 /* uart1, bluetooth uart
  66. * on perseus */
  67. /*
  68. * select serial console configuration
  69. */
  70. #define CONFIG_SERIAL1 1 /* we use SERIAL 1 on OMAP730 Perseus 2 */
  71. #define CONFIG_CONS_INDEX 1
  72. #define CONFIG_BAUDRATE 115200
  73. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  74. /*
  75. * Command line configuration.
  76. */
  77. #include <config_cmd_default.h>
  78. #define CONFIG_CMD_DHCP
  79. /*
  80. * BOOTP options
  81. */
  82. #define CONFIG_BOOTP_SUBNETMASK
  83. #define CONFIG_BOOTP_GATEWAY
  84. #define CONFIG_BOOTP_HOSTNAME
  85. #define CONFIG_BOOTP_BOOTPATH
  86. #include <configs/omap730.h>
  87. #include <configs/h2_p2_dbg_board.h>
  88. #define CONFIG_BOOTDELAY 3
  89. #define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200n8 noinitrd root=/dev/nfs rw ip=bootp"
  90. #define CONFIG_LOADADDR 0x10000000
  91. #define CONFIG_ETHADDR
  92. #define CONFIG_NETMASK 255.255.255.0
  93. #define CONFIG_IPADDR 192.168.0.23
  94. #define CONFIG_SERVERIP 192.150.0.100
  95. #define CONFIG_BOOTFILE "uImage" /* File to load */
  96. #if defined(CONFIG_CMD_KGDB)
  97. #define CONFIG_KGDB_BAUDRATE 115200 /* Speed to run kgdb serial port */
  98. #define CONFIG_KGDB_SER_INDEX 1 /* Which serial port to use */
  99. #endif
  100. /*
  101. * Miscellaneous configurable options
  102. */
  103. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  104. #define CONFIG_SYS_PROMPT "OMAP730 P2 # " /* Monitor Command Prompt */
  105. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  106. /* Print Buffer Size */
  107. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
  108. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  109. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  110. #define CONFIG_SYS_MEMTEST_START 0x10000000 /* memtest works on */
  111. #define CONFIG_SYS_MEMTEST_END 0x12000000 /* 32 MB in DRAM */
  112. #define CONFIG_SYS_LOAD_ADDR 0x10000000 /* default load address */
  113. /* The OMAP730 has 3 general purpose MPU timers, they can be driven by
  114. * the RefClk (12Mhz) or by DPLL1. This time is further subdivided by a
  115. * local divisor.
  116. */
  117. #define CONFIG_SYS_TIMERBASE 0xFFFEC500 /* use timer 1 */
  118. #define CONFIG_SYS_PVT 7 /* 2^(pvt+1), divide by 256 */
  119. #define CONFIG_SYS_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CONFIG_SYS_PVT))
  120. /*-----------------------------------------------------------------------
  121. * Stack sizes
  122. *
  123. * The stack sizes are set up in start.S using the settings below
  124. */
  125. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  126. #ifdef CONFIG_USE_IRQ
  127. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  128. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  129. #endif
  130. /*-----------------------------------------------------------------------
  131. * Physical Memory Map
  132. */
  133. #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
  134. #define PHYS_SDRAM_1 0x10000000 /* SDRAM Bank #1 */
  135. #define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
  136. #if defined(CONFIG_CS0_BOOT)
  137. #define PHYS_FLASH_1 0x0C000000
  138. #elif defined(CONFIG_CS3_BOOT)
  139. #define PHYS_FLASH_1 0x00000000
  140. #else
  141. #error Unknown Boot Chip-Select number
  142. #endif
  143. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  144. /*-----------------------------------------------------------------------
  145. * FLASH and environment organization
  146. */
  147. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  148. #define PHYS_FLASH_SIZE 0x02000000 /* 32MB */
  149. #define CONFIG_SYS_MAX_FLASH_SECT (259) /* max number of sectors on one chip */
  150. /* addr of environment */
  151. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x020000)
  152. /* timeout values are in ticks */
  153. #define CONFIG_SYS_FLASH_ERASE_TOUT (20*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
  154. #define CONFIG_SYS_FLASH_WRITE_TOUT (20*CONFIG_SYS_HZ) /* Timeout for Flash Write */
  155. #define CONFIG_ENV_IS_IN_FLASH 1
  156. #define CONFIG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
  157. #define CONFIG_ENV_OFFSET 0x20000 /* environment starts here */
  158. #endif /* ! __CONFIG_H */