igep0033.h 8.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288
  1. /*
  2. * Copyright (C) 2013, ISEE 2007 SL - http://www.isee.biz/
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License as
  6. * published by the Free Software Foundation version 2.
  7. *
  8. * This program is distributed "as is" WITHOUT ANY WARRANTY of any
  9. * kind, whether express or implied; without even the implied warranty
  10. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. */
  13. #ifndef __CONFIG_IGEP0033_H
  14. #define __CONFIG_IGEP0033_H
  15. #define CONFIG_AM33XX
  16. #define CONFIG_OMAP
  17. #include <asm/arch/omap.h>
  18. /* Mach type */
  19. #define MACH_TYPE_IGEP0033 4521 /* Until the next sync */
  20. #define CONFIG_MACH_TYPE MACH_TYPE_IGEP0033
  21. /* Clock defines */
  22. #define V_OSCK 24000000 /* Clock output from T2 */
  23. #define V_SCLK (V_OSCK)
  24. /* DMA defines */
  25. #define CONFIG_DMA_COHERENT
  26. #define CONFIG_DMA_COHERENT_SIZE (1 << 20)
  27. #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
  28. #define CONFIG_SYS_MALLOC_LEN (1024 << 10)
  29. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  30. #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
  31. #define CONFIG_SYS_PROMPT "U-Boot# "
  32. #define CONFIG_SYS_NO_FLASH
  33. /* Display cpuinfo */
  34. #define CONFIG_DISPLAY_CPUINFO
  35. /* Commands to include */
  36. #include <config_cmd_default.h>
  37. #define CONFIG_CMD_ASKENV
  38. #define CONFIG_CMD_BOOTZ
  39. #define CONFIG_CMD_DHCP
  40. #define CONFIG_CMD_ECHO
  41. #define CONFIG_CMD_EXT4
  42. #define CONFIG_CMD_FAT
  43. #define CONFIG_CMD_FS_GENERIC
  44. #define CONFIG_CMD_MMC
  45. #define CONFIG_CMD_MTDPARTS
  46. #define CONFIG_CMD_NAND
  47. #define CONFIG_CMD_NET
  48. #define CONFIG_CMD_PING
  49. #define CONFIG_CMD_UBI
  50. #define CONFIG_CMD_UBIFS
  51. /*
  52. * Because the issues explained in doc/README.memory-test, the "mtest command
  53. * is considered deprecated. It should not be enabled in most normal ports of
  54. * U-Boot.
  55. */
  56. #undef CONFIG_CMD_MEMTEST
  57. #define CONFIG_BOOTDELAY 1 /* negative for no autoboot */
  58. #define CONFIG_ENV_VARS_UBOOT_CONFIG
  59. #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  60. #define CONFIG_EXTRA_ENV_SETTINGS \
  61. "loadaddr=0x80200000\0" \
  62. "rdaddr=0x81000000\0" \
  63. "bootfile=/boot/uImage\0" \
  64. "console=ttyO0,115200n8\0" \
  65. "optargs=\0" \
  66. "mmcdev=0\0" \
  67. "mmcroot=/dev/mmcblk0p2 rw\0" \
  68. "mmcrootfstype=ext4 rootwait\0" \
  69. "ramroot=/dev/ram0 rw ramdisk_size=65536 initrd=${rdaddr},64M\0" \
  70. "ramrootfstype=ext2\0" \
  71. "mmcargs=setenv bootargs console=${console} " \
  72. "${optargs} " \
  73. "root=${mmcroot} " \
  74. "rootfstype=${mmcrootfstype}\0" \
  75. "bootenv=uEnv.txt\0" \
  76. "loadbootenv=load mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
  77. "importbootenv=echo Importing environment from mmc ...; " \
  78. "env import -t $loadaddr $filesize\0" \
  79. "ramargs=setenv bootargs console=${console} " \
  80. "${optargs} " \
  81. "root=${ramroot} " \
  82. "rootfstype=${ramrootfstype}\0" \
  83. "loadramdisk=load mmc ${mmcdev} ${rdaddr} ramdisk.gz\0" \
  84. "loaduimagefat=load mmc ${mmcdev} ${loadaddr} ${bootfile}\0" \
  85. "loaduimage=load mmc ${mmcdev}:2 ${loadaddr} ${bootfile}\0" \
  86. "mmcboot=echo Booting from mmc ...; " \
  87. "run mmcargs; " \
  88. "bootm ${loadaddr}\0" \
  89. "ramboot=echo Booting from ramdisk ...; " \
  90. "run ramargs; " \
  91. "bootm ${loadaddr}\0" \
  92. #define CONFIG_BOOTCOMMAND \
  93. "mmc dev ${mmcdev}; if mmc rescan; then " \
  94. "echo SD/MMC found on device ${mmcdev};" \
  95. "if run loadbootenv; then " \
  96. "echo Loaded environment from ${bootenv};" \
  97. "run importbootenv;" \
  98. "fi;" \
  99. "if test -n $uenvcmd; then " \
  100. "echo Running uenvcmd ...;" \
  101. "run uenvcmd;" \
  102. "fi;" \
  103. "if run loaduimage; then " \
  104. "run mmcboot;" \
  105. "fi;" \
  106. "fi;" \
  107. /* Max number of command args */
  108. #define CONFIG_SYS_MAXARGS 16
  109. /* Console I/O Buffer Size */
  110. #define CONFIG_SYS_CBSIZE 512
  111. /* Print Buffer Size */
  112. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
  113. + sizeof(CONFIG_SYS_PROMPT) + 16)
  114. /* Boot Argument Buffer Size */
  115. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  116. #define CONFIG_SYS_LOAD_ADDR 0x81000000 /* Default load address */
  117. #define CONFIG_SYS_HZ 1000 /* 1ms clock */
  118. /* Physical Memory Map */
  119. #define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
  120. #define PHYS_DRAM_1 0x80000000 /* DRAM Bank #1 */
  121. #define CONFIG_MAX_RAM_BANK_SIZE (1024 << 20) /* 1GB */
  122. #define CONFIG_SYS_SDRAM_BASE PHYS_DRAM_1
  123. #define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
  124. GENERATED_GBL_DATA_SIZE)
  125. /* Platform/Board specific defs */
  126. #define CONFIG_SYS_TIMERBASE 0x48040000 /* Use Timer2 */
  127. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  128. #define CONFIG_SYS_HZ 1000
  129. /* NS16550 Configuration */
  130. #define CONFIG_SYS_NS16550
  131. #define CONFIG_SYS_NS16550_SERIAL
  132. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  133. #define CONFIG_SYS_NS16550_CLK (48000000)
  134. #define CONFIG_SYS_NS16550_COM1 0x44e09000 /* UART0 */
  135. #define CONFIG_SERIAL_MULTI
  136. #define CONFIG_CONS_INDEX 1
  137. #define CONFIG_BAUDRATE 115200
  138. /* CPU */
  139. #define CONFIG_ARCH_CPU_INIT
  140. #define CONFIG_ENV_OVERWRITE 1
  141. #define CONFIG_SYS_CONSOLE_INFO_QUIET
  142. /* MMC support */
  143. #define CONFIG_MMC
  144. #define CONFIG_GENERIC_MMC
  145. #define CONFIG_OMAP_HSMMC
  146. #define CONFIG_DOS_PARTITION
  147. /* GPIO support */
  148. #define CONFIG_OMAP_GPIO
  149. /* Ethernet support */
  150. #define CONFIG_DRIVER_TI_CPSW
  151. #define CONFIG_MII
  152. #define CONFIG_BOOTP_DEFAULT
  153. #define CONFIG_BOOTP_DNS
  154. #define CONFIG_BOOTP_DNS2
  155. #define CONFIG_BOOTP_SEND_HOSTNAME
  156. #define CONFIG_BOOTP_GATEWAY
  157. #define CONFIG_BOOTP_SUBNETMASK
  158. #define CONFIG_NET_RETRY_COUNT 10
  159. #define CONFIG_NET_MULTI
  160. #define CONFIG_PHYLIB
  161. #define CONFIG_PHY_ADDR 0
  162. #define CONFIG_PHY_SMSC
  163. /* NAND support */
  164. #define CONFIG_NAND
  165. #define CONFIG_NAND_OMAP_GPMC
  166. #define GPMC_NAND_ECC_LP_x16_LAYOUT 1
  167. #define CONFIG_SYS_NAND_BASE (0x08000000) /* phys address CS0 */
  168. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  169. #define CONFIG_SYS_NAND_ONFI_DETECTION 1
  170. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  171. #define CONFIG_ENV_IS_IN_NAND
  172. #define CONFIG_ENV_OFFSET 0x260000 /* environment starts here */
  173. #define CONFIG_MTD_PARTITIONS
  174. #define CONFIG_MTD_DEVICE
  175. #define CONFIG_RBTREE
  176. #define CONFIG_LZO
  177. #define MTDIDS_DEFAULT "nand0=nand"
  178. #define MTDPARTS_DEFAULT "mtdparts=nand:512k(SPL),"\
  179. "1m(U-Boot),128k(U-Boot Env),"\
  180. "5m(Kernel),-(File System)"
  181. /* Unsupported features */
  182. #undef CONFIG_USE_IRQ
  183. /* Defines for SPL */
  184. #define CONFIG_SPL
  185. #define CONFIG_SPL_FRAMEWORK
  186. #define CONFIG_SPL_TEXT_BASE 0x402F0400
  187. #define CONFIG_SPL_MAX_SIZE (101 * 1024)
  188. #define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
  189. #define CONFIG_SPL_BSS_START_ADDR 0x80000000
  190. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */
  191. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
  192. #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */
  193. #define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION 1
  194. #define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME "u-boot.img"
  195. #define CONFIG_SPL_MMC_SUPPORT
  196. #define CONFIG_SPL_FAT_SUPPORT
  197. #define CONFIG_SPL_LIBCOMMON_SUPPORT
  198. #define CONFIG_SPL_LIBDISK_SUPPORT
  199. #define CONFIG_SPL_LIBGENERIC_SUPPORT
  200. #define CONFIG_SPL_SERIAL_SUPPORT
  201. #define CONFIG_SPL_GPIO_SUPPORT
  202. #define CONFIG_SPL_YMODEM_SUPPORT
  203. #define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/am33xx/u-boot-spl.lds"
  204. #define CONFIG_SPL_BOARD_INIT
  205. #define CONFIG_SPL_NAND_AM33XX_BCH
  206. #define CONFIG_SPL_NAND_SUPPORT
  207. #define CONFIG_SPL_NAND_BASE
  208. #define CONFIG_SPL_NAND_DRIVERS
  209. #define CONFIG_SPL_NAND_ECC
  210. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  211. #define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
  212. CONFIG_SYS_NAND_PAGE_SIZE)
  213. #define CONFIG_SYS_NAND_PAGE_SIZE 2048
  214. #define CONFIG_SYS_NAND_OOBSIZE 64
  215. #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
  216. #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
  217. #define CONFIG_SYS_NAND_ECCPOS { 2, 3, 4, 5, 6, 7, 8, 9, \
  218. 10, 11, 12, 13, 14, 15, 16, 17, \
  219. 18, 19, 20, 21, 22, 23, 24, 25, \
  220. 26, 27, 28, 29, 30, 31, 32, 33, \
  221. 34, 35, 36, 37, 38, 39, 40, 41, \
  222. 42, 43, 44, 45, 46, 47, 48, 49, \
  223. 50, 51, 52, 53, 54, 55, 56, 57, }
  224. #define CONFIG_SYS_NAND_ECCSIZE 512
  225. #define CONFIG_SYS_NAND_ECCBYTES 14
  226. #define CONFIG_SYS_NAND_ECCSTEPS 4
  227. #define CONFIG_SYS_NAND_ECCTOTAL (CONFIG_SYS_NAND_ECCBYTES * \
  228. CONFIG_SYS_NAND_ECCSTEPS)
  229. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  230. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
  231. /*
  232. * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
  233. * 64 bytes before this address should be set aside for u-boot.img's
  234. * header. That is 0x800FFFC0--0x80100000 should not be used for any
  235. * other needs.
  236. */
  237. #define CONFIG_SYS_TEXT_BASE 0x80800000
  238. #define CONFIG_SYS_SPL_MALLOC_START 0x80208000
  239. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
  240. /*
  241. * Since SPL did pll and ddr initialization for us,
  242. * we don't need to do it twice.
  243. */
  244. #ifndef CONFIG_SPL_BUILD
  245. #define CONFIG_SKIP_LOWLEVEL_INIT
  246. #endif
  247. #endif /* ! __CONFIG_IGEP0033_H */