at91sam9261_matrix.h 3.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /*
  2. * [origin: Linux kernel include/asm-arm/arch-at91/at91sam9261_matrix.h]
  3. *
  4. * Copyright (C) 2007 Atmel Corporation.
  5. *
  6. * Memory Controllers (MATRIX, EBI) - System peripherals registers.
  7. * Based on AT91SAM9261 datasheet revision D.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. */
  14. #ifndef AT91SAM9261_MATRIX_H
  15. #define AT91SAM9261_MATRIX_H
  16. #define AT91_MATRIX_MCFG (AT91_MATRIX + 0x00) /* Master Configuration Register */
  17. #define AT91_MATRIX_RCB0 (1 << 0) /* Remap Command for AHB Master 0 (ARM926EJ-S Instruction Master) */
  18. #define AT91_MATRIX_RCB1 (1 << 1) /* Remap Command for AHB Master 1 (ARM926EJ-S Data Master) */
  19. #define AT91_MATRIX_SCFG0 (AT91_MATRIX + 0x04) /* Slave Configuration Register 0 */
  20. #define AT91_MATRIX_SCFG1 (AT91_MATRIX + 0x08) /* Slave Configuration Register 1 */
  21. #define AT91_MATRIX_SCFG2 (AT91_MATRIX + 0x0C) /* Slave Configuration Register 2 */
  22. #define AT91_MATRIX_SCFG3 (AT91_MATRIX + 0x10) /* Slave Configuration Register 3 */
  23. #define AT91_MATRIX_SCFG4 (AT91_MATRIX + 0x14) /* Slave Configuration Register 4 */
  24. #define AT91_MATRIX_SLOT_CYCLE (0xff << 0) /* Maximum Number of Allowed Cycles for a Burst */
  25. #define AT91_MATRIX_DEFMSTR_TYPE (3 << 16) /* Default Master Type */
  26. #define AT91_MATRIX_DEFMSTR_TYPE_NONE (0 << 16)
  27. #define AT91_MATRIX_DEFMSTR_TYPE_LAST (1 << 16)
  28. #define AT91_MATRIX_DEFMSTR_TYPE_FIXED (2 << 16)
  29. #define AT91_MATRIX_FIXED_DEFMSTR (7 << 18) /* Fixed Index of Default Master */
  30. #define AT91_MATRIX_TCR (AT91_MATRIX + 0x24) /* TCM Configuration Register */
  31. #define AT91_MATRIX_ITCM_SIZE (0xf << 0) /* Size of ITCM enabled memory block */
  32. #define AT91_MATRIX_ITCM_0 (0 << 0)
  33. #define AT91_MATRIX_ITCM_16 (5 << 0)
  34. #define AT91_MATRIX_ITCM_32 (6 << 0)
  35. #define AT91_MATRIX_ITCM_64 (7 << 0)
  36. #define AT91_MATRIX_DTCM_SIZE (0xf << 4) /* Size of DTCM enabled memory block */
  37. #define AT91_MATRIX_DTCM_0 (0 << 4)
  38. #define AT91_MATRIX_DTCM_16 (5 << 4)
  39. #define AT91_MATRIX_DTCM_32 (6 << 4)
  40. #define AT91_MATRIX_DTCM_64 (7 << 4)
  41. #define AT91_MATRIX_EBICSA (AT91_MATRIX + 0x30) /* EBI Chip Select Assignment Register */
  42. #define AT91_MATRIX_CS1A (1 << 1) /* Chip Select 1 Assignment */
  43. #define AT91_MATRIX_CS1A_SMC (0 << 1)
  44. #define AT91_MATRIX_CS1A_SDRAMC (1 << 1)
  45. #define AT91_MATRIX_CS3A (1 << 3) /* Chip Select 3 Assignment */
  46. #define AT91_MATRIX_CS3A_SMC (0 << 3)
  47. #define AT91_MATRIX_CS3A_SMC_SMARTMEDIA (1 << 3)
  48. #define AT91_MATRIX_CS4A (1 << 4) /* Chip Select 4 Assignment */
  49. #define AT91_MATRIX_CS4A_SMC (0 << 4)
  50. #define AT91_MATRIX_CS4A_SMC_CF1 (1 << 4)
  51. #define AT91_MATRIX_CS5A (1 << 5) /* Chip Select 5 Assignment */
  52. #define AT91_MATRIX_CS5A_SMC (0 << 5)
  53. #define AT91_MATRIX_CS5A_SMC_CF2 (1 << 5)
  54. #define AT91_MATRIX_DBPUC (1 << 8) /* Data Bus Pull-up Configuration */
  55. #define AT91_MATRIX_USBPUCR (AT91_MATRIX + 0x34) /* USB Pad Pull-Up Control Register */
  56. #define AT91_MATRIX_USBPUCR_PUON (1 << 30) /* USB Device PAD Pull-up Enable */
  57. #endif