lowlevel_init.S 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /*
  2. * SoC-specific setup info
  3. *
  4. * (C) Copyright 2010,2011
  5. * NVIDIA Corporation <www.nvidia.com>
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #include <config.h>
  26. #include <version.h>
  27. _TEXT_BASE:
  28. .word CONFIG_SYS_TEXT_BASE @ sdram load addr from config file
  29. .global invalidate_dcache
  30. invalidate_dcache:
  31. mov pc, lr
  32. .align 5
  33. .global reset_cpu
  34. reset_cpu:
  35. ldr r1, rstctl @ get addr for global reset
  36. @ reg
  37. ldr r3, [r1]
  38. orr r3, r3, #0x10
  39. str r3, [r1] @ force reset
  40. mov r0, r0
  41. _loop_forever:
  42. b _loop_forever
  43. rstctl:
  44. .word PRM_RSTCTRL
  45. .globl lowlevel_init
  46. lowlevel_init:
  47. ldr sp, SRAM_STACK
  48. str ip, [sp]
  49. mov ip, lr
  50. bl s_init @ go setup pll, mux & memory
  51. ldr ip, [sp]
  52. mov lr, ip
  53. mov pc, lr @ back to arch calling code
  54. @ the literal pools origin
  55. .ltorg
  56. SRAM_STACK:
  57. .word LOW_LEVEL_SRAM_STACK