| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196 |
- /*
- * (C) Copyright 2007
- * Yoshihiro Shimoda <shimoda.yoshihiro@renesas.com>
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
- #include <asm/macro.h>
- .global lowlevel_init
- .text
- .align 2
- lowlevel_init:
- write16 WTCSR_A, WTCSR_D
- write16 WTCNT_A, WTCNT_D
- write16 FRQCR_A, FRQCR_D
- write16 UCLKCR_A, UCLKCR_D
- write32 CMNCR_A, CMNCR_D
- write32 CMNCR_A, CMNCR_D
- write32 CS0BCR_A, CS0BCR_D
- write32 CS2BCR_A, CS2BCR_D
- write32 CS3BCR_A, CS3BCR_D
- write32 CS4BCR_A, CS4BCR_D
- write32 CS5ABCR_A, CS5ABCR_D
- write32 CS5BBCR_A, CS5BBCR_D
- write32 CS6ABCR_A, CS6ABCR_D
- write32 CS6BBCR_A, CS6BBCR_D
- write32 CS0WCR_A, CS0WCR_D
- write32 CS2WCR_A, CS2WCR_D
- write32 CS3WCR_A, CS3WCR_D
- write32 CS4WCR_A, CS4WCR_D
- write32 CS5AWCR_A, CS5AWCR_D
- write32 CS5BWCR_A, CS5BWCR_D
- write32 CS6AWCR_A, CS6AWCR_D
- write32 CS6BWCR_A, CS6BWCR_D
- write32 SDCR_A, SDCR_D1
- write32 RTCSR_A, RTCSR_D
- write32 RTCNT_A RTCNT_D
- write32 RTCOR_A, RTCOR_D
- write32 SDCR_A, SDCR_D2
- write16 SDMR3_A, SDMR3_D
- write16 PCCR_A, PCCR_D
- write16 PDCR_A, PDCR_D
- write16 PECR_A, PECR_D
- write16 PGCR_A, PGCR_D
- write16 PHCR_A, PHCR_D
- write16 PPCR_A, PPCR_D
- write16 PTCR_A, PTCR_D
- write16 PVCR_A, PVCR_D
- write16 PSELA_A, PSELA_D
- write32 CCR_A, CCR_D
- write8 LED_A, LED_D
- rts
- nop
- .align 4
- FRQCR_A: .long 0xA415FF80 /* FRQCR Address */
- WTCNT_A: .long 0xA415FF84
- WTCSR_A: .long 0xA415FF86
- UCLKCR_A: .long 0xA40A0008
- FRQCR_D: .long 0x1103 /* I:B:P=8:4:2 */
- WTCNT_D: .long 0x5A00
- WTCSR_D: .long 0xA506
- UCLKCR_D: .long 0xA5C0
- #define BSC_BASE 0xA4FD0000
- CMNCR_A: .long BSC_BASE
- CS0BCR_A: .long BSC_BASE + 0x04
- CS2BCR_A: .long BSC_BASE + 0x08
- CS3BCR_A: .long BSC_BASE + 0x0C
- CS4BCR_A: .long BSC_BASE + 0x10
- CS5ABCR_A: .long BSC_BASE + 0x14
- CS5BBCR_A: .long BSC_BASE + 0x18
- CS6ABCR_A: .long BSC_BASE + 0x1C
- CS6BBCR_A: .long BSC_BASE + 0x20
- CS0WCR_A: .long BSC_BASE + 0x24
- CS2WCR_A: .long BSC_BASE + 0x28
- CS3WCR_A: .long BSC_BASE + 0x2C
- CS4WCR_A: .long BSC_BASE + 0x30
- CS5AWCR_A: .long BSC_BASE + 0x34
- CS5BWCR_A: .long BSC_BASE + 0x38
- CS6AWCR_A: .long BSC_BASE + 0x3C
- CS6BWCR_A: .long BSC_BASE + 0x40
- SDCR_A: .long BSC_BASE + 0x44
- RTCSR_A: .long BSC_BASE + 0x48
- RTCNT_A: .long BSC_BASE + 0x4C
- RTCOR_A: .long BSC_BASE + 0x50
- SDMR3_A: .long BSC_BASE + 0x58C0
- CMNCR_D: .long 0x00000010
- CS0BCR_D: .long 0x36DB0400
- CS2BCR_D: .long 0x36DB0400
- CS3BCR_D: .long 0x36DB4600
- CS4BCR_D: .long 0x36DB0400
- CS5ABCR_D: .long 0x36DB0400
- CS5BBCR_D: .long 0x36DB0200
- CS6ABCR_D: .long 0x36DB0400
- CS6BBCR_D: .long 0x36DB0400
- CS0WCR_D: .long 0x00000B01
- CS2WCR_D: .long 0x00000500
- CS3WCR_D: .long 0x00006D1B
- CS4WCR_D: .long 0x00000500
- CS5AWCR_D: .long 0x00000500
- CS5BWCR_D: .long 0x00000500
- CS6AWCR_D: .long 0x00000500
- CS6BWCR_D: .long 0x00000500
- SDCR_D1: .long 0x00000011
- RTCSR_D: .long 0xA55A0010
- RTCNT_D: .long 0xA55A001F
- RTCOR_D: .long 0xA55A001F
- SDMR3_D: .long 0x0000
- SDCR_D2: .long 0x00000811
- #define PFC_BASE 0xA4050100
- PCCR_A: .long PFC_BASE + 0x04
- PDCR_A: .long PFC_BASE + 0x06
- PECR_A: .long PFC_BASE + 0x08
- PGCR_A: .long PFC_BASE + 0x0C
- PHCR_A: .long PFC_BASE + 0x0E
- PPCR_A: .long PFC_BASE + 0x18
- PTCR_A: .long PFC_BASE + 0x1E
- PVCR_A: .long PFC_BASE + 0x22
- PSELA_A: .long PFC_BASE + 0x24
- PCCR_D: .long 0x0000
- PDCR_D: .long 0x0000
- PECR_D: .long 0x0000
- PGCR_D: .long 0x0000
- PHCR_D: .long 0x0000
- PPCR_D: .long 0x00AA
- PTCR_D: .long 0x0280
- PVCR_D: .long 0x0000
- PSELA_D: .long 0x0000
- CCR_A: .long 0xFFFFFFEC
- !CCR_D: .long 0x0000000D
- CCR_D: .long 0x0000000B
- LED_A: .long 0xB6800000
- LED_D: .long 0xFF
|
