colibri_pxa270.c 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. /*
  2. * Toradex Colibri PXA270 Support
  3. *
  4. * Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  19. * MA 02111-1307 USA
  20. */
  21. #include <common.h>
  22. #include <asm/arch/hardware.h>
  23. #include <netdev.h>
  24. #include <asm/io.h>
  25. DECLARE_GLOBAL_DATA_PTR;
  26. /* ------------------------------------------------------------------------- */
  27. /*
  28. * Miscelaneous platform dependent initialisations
  29. */
  30. extern struct serial_device serial_ffuart_device;
  31. extern struct serial_device serial_btuart_device;
  32. extern struct serial_device serial_stuart_device;
  33. struct serial_device *default_serial_console (void)
  34. {
  35. return &serial_ffuart_device;
  36. }
  37. int board_init (void)
  38. {
  39. /* memory and cpu-speed are setup before relocation */
  40. /* so we do _nothing_ here */
  41. /* arch number of vpac270 */
  42. gd->bd->bi_arch_number = MACH_TYPE_COLIBRI;
  43. /* adress of boot parameters */
  44. gd->bd->bi_boot_params = 0xa0000100;
  45. return 0;
  46. }
  47. int dram_init (void)
  48. {
  49. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  50. gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  51. return 0;
  52. }
  53. #ifdef CONFIG_CMD_USB
  54. int usb_board_init(void)
  55. {
  56. writel((readl(UHCHR) | UHCHR_PCPL | UHCHR_PSPL) &
  57. ~(UHCHR_SSEP0 | UHCHR_SSEP1 | UHCHR_SSEP2 | UHCHR_SSE),
  58. UHCHR);
  59. writel(readl(UHCHR) | UHCHR_FSBIR, UHCHR);
  60. while (UHCHR & UHCHR_FSBIR);
  61. writel(readl(UHCHR) & ~UHCHR_SSE, UHCHR);
  62. writel((UHCHIE_UPRIE | UHCHIE_RWIE), UHCHIE);
  63. /* Clear any OTG Pin Hold */
  64. if (readl(PSSR) & PSSR_OTGPH)
  65. writel(readl(PSSR) | PSSR_OTGPH, PSSR);
  66. writel(readl(UHCRHDA) & ~(0x200), UHCRHDA);
  67. writel(readl(UHCRHDA) | 0x100, UHCRHDA);
  68. /* Set port power control mask bits, only 3 ports. */
  69. writel(readl(UHCRHDB) | (0x7<<17), UHCRHDB);
  70. /* enable port 2 */
  71. writel(readl(UP2OCR) | UP2OCR_HXOE | UP2OCR_HXS |
  72. UP2OCR_DMPDE | UP2OCR_DPPDE, UP2OCR);
  73. return 0;
  74. }
  75. void usb_board_init_fail(void)
  76. {
  77. return;
  78. }
  79. void usb_board_stop(void)
  80. {
  81. writel(readl(UHCHR) | UHCHR_FHR, UHCHR);
  82. udelay(11);
  83. writel(readl(UHCHR) & ~UHCHR_FHR, UHCHR);
  84. writel(readl(UHCCOMS) | 1, UHCCOMS);
  85. udelay(10);
  86. writel(readl(CKEN) & ~CKEN10_USBHOST, CKEN);
  87. return;
  88. }
  89. #endif
  90. #ifdef CONFIG_DRIVER_DM9000
  91. int board_eth_init(bd_t *bis)
  92. {
  93. return dm9000_initialize(bis);
  94. }
  95. #endif