mpc8313erdb.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * Copyright (C) Freescale Semiconductor, Inc. 2006-2007
  3. *
  4. * Author: Scott Wood <scottwood@freescale.com>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS for A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <common.h>
  25. #if defined(CONFIG_OF_LIBFDT)
  26. #include <libfdt.h>
  27. #endif
  28. #include <pci.h>
  29. #include <mpc83xx.h>
  30. DECLARE_GLOBAL_DATA_PTR;
  31. int board_early_init_f(void)
  32. {
  33. #ifndef CFG_8313ERDB_BROKEN_PMC
  34. volatile immap_t *im = (immap_t *)CFG_IMMR;
  35. if (im->pmc.pmccr1 & PMCCR1_POWER_OFF)
  36. gd->flags |= GD_FLG_SILENT;
  37. #endif
  38. return 0;
  39. }
  40. int checkboard(void)
  41. {
  42. puts("Board: Freescale MPC8313ERDB\n");
  43. return 0;
  44. }
  45. static struct pci_region pci_regions[] = {
  46. {
  47. bus_start: CFG_PCI1_MEM_BASE,
  48. phys_start: CFG_PCI1_MEM_PHYS,
  49. size: CFG_PCI1_MEM_SIZE,
  50. flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
  51. },
  52. {
  53. bus_start: CFG_PCI1_MMIO_BASE,
  54. phys_start: CFG_PCI1_MMIO_PHYS,
  55. size: CFG_PCI1_MMIO_SIZE,
  56. flags: PCI_REGION_MEM
  57. },
  58. {
  59. bus_start: CFG_PCI1_IO_BASE,
  60. phys_start: CFG_PCI1_IO_PHYS,
  61. size: CFG_PCI1_IO_SIZE,
  62. flags: PCI_REGION_IO
  63. }
  64. };
  65. void pci_init_board(void)
  66. {
  67. volatile immap_t *immr = (volatile immap_t *)CFG_IMMR;
  68. volatile clk83xx_t *clk = (volatile clk83xx_t *)&immr->clk;
  69. volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
  70. struct pci_region *reg[] = { pci_regions };
  71. int warmboot;
  72. /* Enable all 3 PCI_CLK_OUTPUTs. */
  73. clk->occr |= 0xe0000000;
  74. /*
  75. * Configure PCI Local Access Windows
  76. */
  77. pci_law[0].bar = CFG_PCI1_MEM_PHYS & LAWBAR_BAR;
  78. pci_law[0].ar = LBLAWAR_EN | LBLAWAR_512MB;
  79. pci_law[1].bar = CFG_PCI1_IO_PHYS & LAWBAR_BAR;
  80. pci_law[1].ar = LBLAWAR_EN | LBLAWAR_1MB;
  81. warmboot = gd->bd->bi_bootflags & BOOTFLAG_WARM;
  82. #ifndef CFG_8313ERDB_BROKEN_PMC
  83. warmboot |= immr->pmc.pmccr1 & PMCCR1_POWER_OFF;
  84. #endif
  85. mpc83xx_pci_init(1, reg, warmboot);
  86. }
  87. #if defined(CONFIG_OF_BOARD_SETUP)
  88. void ft_board_setup(void *blob, bd_t *bd)
  89. {
  90. ft_cpu_setup(blob, bd);
  91. #ifdef CONFIG_PCI
  92. ft_pci_setup(blob, bd);
  93. #endif
  94. }
  95. #endif