sc_sps_1.h 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208
  1. /*
  2. * SchulerControl GmbH, SC_SPS_1 module config
  3. *
  4. * Copyright (C) 2012 Marek Vasut <marex@denx.de>
  5. * on behalf of DENX Software Engineering GmbH
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #ifndef __SC_SPS_1_H__
  23. #define __SC_SPS_1_H__
  24. #include <asm/arch/regs-base.h>
  25. /*
  26. * SoC configurations
  27. */
  28. #define CONFIG_MX28 /* i.MX28 SoC */
  29. #define CONFIG_MXS_GPIO /* GPIO control */
  30. #define CONFIG_SYS_HZ 1000 /* Ticks per second */
  31. /*
  32. * Define SC_SPS_1 machine type by hand until it lands in mach-types
  33. */
  34. #define MACH_TYPE_SC_SPS_1 4172
  35. #define CONFIG_MACH_TYPE MACH_TYPE_SC_SPS_1
  36. #define CONFIG_SYS_NO_FLASH
  37. #define CONFIG_SYS_ICACHE_OFF
  38. #define CONFIG_SYS_DCACHE_OFF
  39. #define CONFIG_BOARD_EARLY_INIT_F
  40. #define CONFIG_ARCH_CPU_INIT
  41. #define CONFIG_ARCH_MISC_INIT
  42. #define CONFIG_ENV_IS_IN_MMC
  43. #define CONFIG_OF_LIBFDT
  44. /*
  45. * SPL
  46. */
  47. #define CONFIG_SPL
  48. #define CONFIG_SPL_NO_CPU_SUPPORT_CODE
  49. #define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/mxs"
  50. #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/arm926ejs/mxs/u-boot-spl.lds"
  51. #define CONFIG_SPL_LIBCOMMON_SUPPORT
  52. #define CONFIG_SPL_LIBGENERIC_SUPPORT
  53. #define CONFIG_SPL_GPIO_SUPPORT
  54. /*
  55. * U-Boot Commands
  56. */
  57. #include <config_cmd_default.h>
  58. #define CONFIG_DISPLAY_CPUINFO
  59. #define CONFIG_DOS_PARTITION
  60. #define CONFIG_CMD_CACHE
  61. #define CONFIG_CMD_DHCP
  62. #define CONFIG_CMD_EXT2
  63. #define CONFIG_CMD_FAT
  64. #define CONFIG_CMD_GPIO
  65. #define CONFIG_CMD_MII
  66. #define CONFIG_CMD_MMC
  67. #define CONFIG_CMD_NET
  68. #define CONFIG_CMD_NFS
  69. #define CONFIG_CMD_PING
  70. #define CONFIG_CMD_SETEXPR
  71. #define CONFIG_CMD_USB
  72. /*
  73. * Memory configurations
  74. */
  75. #define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
  76. #define PHYS_SDRAM_1 0x40000000 /* Base address */
  77. #define PHYS_SDRAM_1_SIZE 0x40000000 /* Max 1 GB RAM */
  78. #define CONFIG_STACKSIZE 0x00010000 /* 128 KB stack */
  79. #define CONFIG_SYS_MALLOC_LEN 0x00400000 /* 4 MB for malloc */
  80. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* Initial data */
  81. #define CONFIG_SYS_MEMTEST_START 0x40000000 /* Memtest start adr */
  82. #define CONFIG_SYS_MEMTEST_END 0x40400000 /* 4 MB RAM test */
  83. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  84. /* Point initial SP in SRAM so SPL can use it too. */
  85. #define CONFIG_SYS_INIT_RAM_ADDR 0x00000000
  86. #define CONFIG_SYS_INIT_RAM_SIZE (128 * 1024)
  87. #define CONFIG_SYS_INIT_SP_OFFSET \
  88. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  89. #define CONFIG_SYS_INIT_SP_ADDR \
  90. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  91. /*
  92. * We need to sacrifice first 4 bytes of RAM here to avoid triggering some
  93. * strange BUG in ROM corrupting first 4 bytes of RAM when loading U-Boot
  94. * binary. In case there was more of this mess, 0x100 bytes are skipped.
  95. */
  96. #define CONFIG_SYS_TEXT_BASE 0x40000100
  97. /*
  98. * U-Boot general configurations
  99. */
  100. #define CONFIG_SYS_LONGHELP
  101. #define CONFIG_SYS_PROMPT "=> "
  102. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
  103. #define CONFIG_SYS_PBSIZE \
  104. (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  105. /* Print buffer size */
  106. #define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
  107. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  108. /* Boot argument buffer size */
  109. #define CONFIG_VERSION_VARIABLE /* U-BOOT version */
  110. #define CONFIG_AUTO_COMPLETE /* Command auto complete */
  111. #define CONFIG_CMDLINE_EDITING /* Command history etc */
  112. #define CONFIG_SYS_HUSH_PARSER
  113. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  114. /*
  115. * Serial Driver
  116. */
  117. #define CONFIG_PL011_SERIAL
  118. #define CONFIG_PL011_CLOCK 24000000
  119. #define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE }
  120. #define CONFIG_CONS_INDEX 0
  121. #define CONFIG_BAUDRATE 115200 /* Default baud rate */
  122. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  123. /*
  124. * MMC Driver
  125. */
  126. #ifdef CONFIG_CMD_MMC
  127. #define CONFIG_APBH_DMA
  128. #define CONFIG_MMC
  129. #define CONFIG_MMC_BOUNCE_BUFFER
  130. #define CONFIG_GENERIC_MMC
  131. #define CONFIG_MXS_MMC
  132. #endif
  133. #define CONFIG_ENV_SIZE (16 * 1024)
  134. #ifdef CONFIG_ENV_IS_IN_MMC
  135. #define CONFIG_ENV_OFFSET (256 * 1024)
  136. #define CONFIG_SYS_MMC_ENV_DEV 0
  137. #else
  138. #define CONFIG_ENV_IS_NOWHERE
  139. #endif
  140. /*
  141. * Ethernet on SOC (FEC)
  142. */
  143. #ifdef CONFIG_CMD_NET
  144. #define CONFIG_ETHPRIME "FEC0"
  145. #define CONFIG_FEC_MXC
  146. #define CONFIG_FEC_MXC_MULTI
  147. #define CONFIG_MII
  148. #define CONFIG_DISCOVER_PHY
  149. #define CONFIG_FEC_XCV_TYPE RMII
  150. #define CONFIG_PHYLIB
  151. #define CONFIG_PHY_SMSC
  152. #endif
  153. /*
  154. * USB
  155. */
  156. #ifdef CONFIG_CMD_USB
  157. #define CONFIG_USB_EHCI
  158. #define CONFIG_USB_EHCI_MXS
  159. #define CONFIG_EHCI_MXS_PORT 0
  160. #define CONFIG_EHCI_IS_TDI
  161. #define CONFIG_USB_STORAGE
  162. #endif
  163. /*
  164. * Boot Linux
  165. */
  166. #define CONFIG_CMDLINE_TAG
  167. #define CONFIG_SETUP_MEMORY_TAGS
  168. #define CONFIG_BOOTDELAY 3
  169. #define CONFIG_BOOTFILE "uImage"
  170. #define CONFIG_BOOTARGS "console=ttyAMA0,115200"
  171. #define CONFIG_BOOTCOMMAND "bootm "
  172. #define CONFIG_LOADADDR 0x42000000
  173. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  174. /*
  175. * Extra Environments
  176. */
  177. #define CONFIG_EXTRA_ENV_SETTINGS \
  178. "update_sd_firmware_filename=u-boot.sd\0" \
  179. "update_sd_firmware=" /* Update the SD firmware partition */ \
  180. "if mmc rescan ; then " \
  181. "if tftp ${update_sd_firmware_filename} ; then " \
  182. "setexpr fw_sz ${filesize} / 0x200 ; " /* SD block size */ \
  183. "setexpr fw_sz ${fw_sz} + 1 ; " \
  184. "mmc write ${loadaddr} 0x800 ${fw_sz} ; " \
  185. "fi ; " \
  186. "fi\0"
  187. #endif /* __SC_SPS_1_H__ */