usbdcore_mpc8xx.h 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210
  1. /*
  2. * Copyright (C) 2006 Bryan O'Donoghue, CodeHermit
  3. * bodonoghue@codehermit.ie
  4. *
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the
  18. * Free Software Foundation, Inc.,
  19. * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  20. *
  21. */
  22. #include <commproc.h>
  23. /* Mode Register */
  24. #define USMOD_EN 0x01
  25. #define USMOD_HOST 0x02
  26. #define USMOD_TEST 0x04
  27. #define USMOD_SFTE 0x08
  28. #define USMOD_RESUME 0x40
  29. #define USMOD_LSS 0x80
  30. /* Endpoint Registers */
  31. #define USEP_RHS_NORM 0x00
  32. #define USEP_RHS_IGNORE 0x01
  33. #define USEP_RHS_NAK 0x02
  34. #define USEP_RHS_STALL 0x03
  35. #define USEP_THS_NORM 0x00
  36. #define USEP_THS_IGNORE 0x04
  37. #define USEP_THS_NAK 0x08
  38. #define USEP_THS_STALL 0x0C
  39. #define USEP_RTE 0x10
  40. #define USEP_MF 0x20
  41. #define USEP_TM_CONTROL 0x00
  42. #define USEP_TM_INT 0x100
  43. #define USEP_TM_BULK 0x200
  44. #define USEP_TM_ISO 0x300
  45. /* Command Register */
  46. #define USCOM_EP0 0x00
  47. #define USCOM_EP1 0x01
  48. #define USCOM_EP2 0x02
  49. #define USCOM_EP3 0x03
  50. #define USCOM_FLUSH 0x40
  51. #define USCOM_STR 0x80
  52. /* Event Register */
  53. #define USB_E_RXB 0x0001
  54. #define USB_E_TXB 0x0002
  55. #define USB_E_BSY 0x0004
  56. #define USB_E_SOF 0x0008
  57. #define USB_E_TXE1 0x0010
  58. #define USB_E_TXE2 0x0020
  59. #define USB_E_TXE3 0x0040
  60. #define USB_E_TXE4 0x0080
  61. #define USB_TX_ERRMASK (USB_E_TXE1|USB_E_TXE2|USB_E_TXE3|USB_E_TXE4)
  62. #define USB_E_IDLE 0x0100
  63. #define USB_E_RESET 0x0200
  64. /* Mask Register */
  65. #define USBS_IDLE 0x01
  66. /* RX Buffer Descriptor */
  67. #define RX_BD_OV 0x02
  68. #define RX_BD_CR 0x04
  69. #define RX_BD_AB 0x08
  70. #define RX_BD_NO 0x10
  71. #define RX_BD_PID_DATA0 0x00
  72. #define RX_BD_PID_DATA1 0x40
  73. #define RX_BD_PID_SETUP 0x80
  74. #define RX_BD_F 0x400
  75. #define RX_BD_L 0x800
  76. #define RX_BD_I 0x1000
  77. #define RX_BD_W 0x2000
  78. #define RX_BD_E 0x8000
  79. /* Useful masks */
  80. #define RX_BD_PID_BITMASK (RX_BD_PID_DATA1 | RX_BD_PID_SETUP)
  81. #define STALL_BITMASK (USEP_THS_STALL | USEP_RHS_STALL)
  82. #define NAK_BITMASK (USEP_THS_NAK | USEP_RHS_NAK)
  83. #define CBD_TX_BITMASK (TX_BD_R | TX_BD_L | TX_BD_TC | TX_BD_I | TX_BD_CNF)
  84. /* TX Buffer Descriptor */
  85. #define TX_BD_UN 0x02
  86. #define TX_BD_TO 0x04
  87. #define TX_BD_NO_PID 0x00
  88. #define TX_BD_PID_DATA0 0x80
  89. #define TX_BD_PID_DATA1 0xC0
  90. #define TX_BD_CNF 0x200
  91. #define TX_BD_TC 0x400
  92. #define TX_BD_L 0x800
  93. #define TX_BD_I 0x1000
  94. #define TX_BD_W 0x2000
  95. #define TX_BD_R 0x8000
  96. /* Implementation specific defines */
  97. #define EP_MIN_PACKET_SIZE 0x08
  98. #define MAX_ENDPOINTS 0x04
  99. #define FIFO_SIZE 0x10
  100. #define EP_MAX_PKT FIFO_SIZE
  101. #define TX_RING_SIZE 0x04
  102. #define RX_RING_SIZE 0x06
  103. #define USB_MAX_PKT 0x40
  104. #define TOGGLE_TX_PID(x) x= ((~x)&0x40)|0x80
  105. #define TOGGLE_RX_PID(x) x^= 0x40
  106. #define EP_ATTACHED 0x01 /* Endpoint has a urb attached or not */
  107. #define EP_SEND_ZLP 0x02 /* Send ZLP y/n ? */
  108. #define PROFF_USB 0x00000000
  109. #define CPM_USB_BASE 0x00000A00
  110. /* UDC device defines */
  111. #define EP0_MAX_PACKET_SIZE EP_MAX_PKT
  112. #define UDC_OUT_ENDPOINT 0x02
  113. #define UDC_OUT_PACKET_SIZE EP_MIN_PACKET_SIZE
  114. #define UDC_IN_ENDPOINT 0x03
  115. #define UDC_IN_PACKET_SIZE EP_MIN_PACKET_SIZE
  116. #define UDC_INT_ENDPOINT 0x01
  117. #define UDC_INT_PACKET_SIZE UDC_IN_PACKET_SIZE
  118. #define UDC_BULK_PACKET_SIZE EP_MIN_PACKET_SIZE
  119. struct mpc8xx_ep {
  120. struct urb * urb;
  121. unsigned char pid;
  122. unsigned char sc;
  123. volatile cbd_t * prx;
  124. };
  125. typedef struct mpc8xx_usb{
  126. char usmod; /* Mode Register */
  127. char usaddr; /* Slave Address Register */
  128. char uscom; /* Command Register */
  129. char res1; /* Reserved */
  130. ushort usep[4];
  131. ulong res2; /* Reserved */
  132. ushort usber; /* Event Register */
  133. ushort res3; /* Reserved */
  134. ushort usbmr; /* Mask Register */
  135. char res4; /* Reserved */
  136. char usbs; /* Status Register */
  137. char res5[8]; /* Reserved */
  138. }usb_t;
  139. typedef struct mpc8xx_parameter_ram{
  140. ushort ep0ptr; /* Endpoint Pointer Register 0 */
  141. ushort ep1ptr; /* Endpoint Pointer Register 1 */
  142. ushort ep2ptr; /* Endpoint Pointer Register 2 */
  143. ushort ep3ptr; /* Endpoint Pointer Register 3 */
  144. uint rstate; /* Receive state */
  145. uint rptr; /* Receive internal data pointer */
  146. ushort frame_n; /* Frame number */
  147. ushort rbcnt; /* Receive byte count */
  148. uint rtemp; /* Receive temp cp use only */
  149. uint rxusb; /* Rx Data Temp */
  150. ushort rxuptr; /* Rx microcode return address temp */
  151. }usb_pram_t;
  152. typedef struct endpoint_parameter_block_pointer{
  153. ushort rbase; /* RxBD base address */
  154. ushort tbase; /* TxBD base address */
  155. char rfcr; /* Rx Function code */
  156. char tfcr; /* Tx Function code */
  157. ushort mrblr; /* Maximum Receive Buffer Length */
  158. ushort rbptr; /* RxBD pointer Next Buffer Descriptor */
  159. ushort tbptr; /* TxBD pointer Next Buffer Descriptor */
  160. ulong tstate; /* Transmit internal state */
  161. ulong tptr; /* Transmit internal data pointer */
  162. ushort tcrc; /* Transmit temp CRC */
  163. ushort tbcnt; /* Transmit internal bye count */
  164. ulong ttemp; /* Tx temp */
  165. ushort txuptr; /* Tx microcode return address */
  166. ushort res1; /* Reserved */
  167. }usb_epb_t;
  168. typedef enum mpc8xx_udc_state{
  169. STATE_NOT_READY,
  170. STATE_ERROR,
  171. STATE_READY,
  172. }mpc8xx_udc_state_t;
  173. /* Declarations */
  174. int udc_init(void);
  175. void udc_irq(void);
  176. int udc_endpoint_write(struct usb_endpoint_instance *endpoint);
  177. void udc_setup_ep(struct usb_device_instance *device, unsigned int ep,
  178. struct usb_endpoint_instance *endpoint);
  179. void udc_connect(void);
  180. void udc_disconnect(void);
  181. void udc_enable(struct usb_device_instance *device);
  182. void udc_disable(void);
  183. void udc_startup_events(struct usb_device_instance *device);
  184. /* Flow control */
  185. void udc_set_nak(int epid);
  186. void udc_unset_nak (int epid);