atmel_nand.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /*
  2. * (C) Copyright 2007-2008
  3. * Stelian Pop <stelian.pop@leadtechdesign.com>
  4. * Lead Tech Design <www.leadtechdesign.com>
  5. *
  6. * (C) Copyright 2006 ATMEL Rousset, Lacressonniere Nicolas
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #include <common.h>
  27. #include <asm/arch/hardware.h>
  28. #include <asm/arch/gpio.h>
  29. #include <asm/arch/at91_pio.h>
  30. #include <nand.h>
  31. static void at91_nand_hwcontrol(struct mtd_info *mtd,
  32. int cmd, unsigned int ctrl)
  33. {
  34. struct nand_chip *this = mtd->priv;
  35. if (ctrl & NAND_CTRL_CHANGE) {
  36. ulong IO_ADDR_W = (ulong) this->IO_ADDR_W;
  37. IO_ADDR_W &= ~(CONFIG_SYS_NAND_MASK_ALE
  38. | CONFIG_SYS_NAND_MASK_CLE);
  39. if (ctrl & NAND_CLE)
  40. IO_ADDR_W |= CONFIG_SYS_NAND_MASK_CLE;
  41. if (ctrl & NAND_ALE)
  42. IO_ADDR_W |= CONFIG_SYS_NAND_MASK_ALE;
  43. at91_set_gpio_value(CONFIG_SYS_NAND_ENABLE_PIN,
  44. !(ctrl & NAND_NCE));
  45. this->IO_ADDR_W = (void *) IO_ADDR_W;
  46. }
  47. if (cmd != NAND_CMD_NONE)
  48. writeb(cmd, this->IO_ADDR_W);
  49. }
  50. #ifdef CONFIG_SYS_NAND_READY_PIN
  51. static int at91_nand_ready(struct mtd_info *mtd)
  52. {
  53. return at91_get_gpio_value(CONFIG_SYS_NAND_READY_PIN);
  54. }
  55. #endif
  56. int board_nand_init(struct nand_chip *nand)
  57. {
  58. nand->ecc.mode = NAND_ECC_SOFT;
  59. #ifdef CONFIG_SYS_NAND_DBW_16
  60. nand->options = NAND_BUSWIDTH_16;
  61. #endif
  62. nand->cmd_ctrl = at91_nand_hwcontrol;
  63. #ifdef CONFIG_SYS_NAND_READY_PIN
  64. nand->dev_ready = at91_nand_ready;
  65. #endif
  66. nand->chip_delay = 20;
  67. return 0;
  68. }