miiphy.h 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. /*----------------------------------------------------------------------------+
  2. | This source code is dual-licensed. You may use it under the terms of the
  3. | GNU General Public License version 2, or under the license below.
  4. |
  5. | This source code has been made available to you by IBM on an AS-IS
  6. | basis. Anyone receiving this source is licensed under IBM
  7. | copyrights to use it in any way he or she deems fit, including
  8. | copying it, modifying it, compiling it, and redistributing it either
  9. | with or without modifications. No license under IBM patents or
  10. | patent applications is to be implied by the copyright license.
  11. |
  12. | Any user of this software should understand that IBM cannot provide
  13. | technical support for this software and will not be responsible for
  14. | any consequences resulting from the use of this software.
  15. |
  16. | Any person who transfers this source code or any derivative work
  17. | must include the IBM copyright notice, this paragraph, and the
  18. | preceding two paragraphs in the transferred software.
  19. |
  20. | COPYRIGHT I B M CORPORATION 1999
  21. | LICENSED MATERIAL - PROGRAM PROPERTY OF I B M
  22. +----------------------------------------------------------------------------*/
  23. /*----------------------------------------------------------------------------+
  24. |
  25. | File Name: miiphy.h
  26. |
  27. | Function: Include file defining PHY registers.
  28. |
  29. | Author: Mark Wisner
  30. |
  31. +----------------------------------------------------------------------------*/
  32. #ifndef _miiphy_h_
  33. #define _miiphy_h_
  34. #include <net.h>
  35. int miiphy_read (char *devname, unsigned char addr, unsigned char reg,
  36. unsigned short *value);
  37. int miiphy_write (char *devname, unsigned char addr, unsigned char reg,
  38. unsigned short value);
  39. int miiphy_info (char *devname, unsigned char addr, unsigned int *oui,
  40. unsigned char *model, unsigned char *rev);
  41. int miiphy_reset (char *devname, unsigned char addr);
  42. int miiphy_speed (char *devname, unsigned char addr);
  43. int miiphy_duplex (char *devname, unsigned char addr);
  44. int miiphy_is_1000base_x (char *devname, unsigned char addr);
  45. #ifdef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  46. int miiphy_link (char *devname, unsigned char addr);
  47. #endif
  48. void miiphy_init (void);
  49. void miiphy_register (char *devname,
  50. int (*read) (char *devname, unsigned char addr,
  51. unsigned char reg, unsigned short *value),
  52. int (*write) (char *devname, unsigned char addr,
  53. unsigned char reg, unsigned short value));
  54. int miiphy_set_current_dev (char *devname);
  55. char *miiphy_get_current_dev (void);
  56. void miiphy_listdev (void);
  57. #define BB_MII_DEVNAME "bbmii"
  58. int bb_miiphy_read (char *devname, unsigned char addr,
  59. unsigned char reg, unsigned short *value);
  60. int bb_miiphy_write (char *devname, unsigned char addr,
  61. unsigned char reg, unsigned short value);
  62. /* phy seed setup */
  63. #define AUTO 99
  64. #define _1000BASET 1000
  65. #define _100BASET 100
  66. #define _10BASET 10
  67. #define HALF 22
  68. #define FULL 44
  69. /* phy register offsets */
  70. #define PHY_BMCR 0x00
  71. #define PHY_BMSR 0x01
  72. #define PHY_PHYIDR1 0x02
  73. #define PHY_PHYIDR2 0x03
  74. #define PHY_ANAR 0x04
  75. #define PHY_ANLPAR 0x05
  76. #define PHY_ANER 0x06
  77. #define PHY_ANNPTR 0x07
  78. #define PHY_ANLPNP 0x08
  79. #define PHY_1000BTCR 0x09
  80. #define PHY_1000BTSR 0x0A
  81. #define PHY_EXSR 0x0F
  82. #define PHY_PHYSTS 0x10
  83. #define PHY_MIPSCR 0x11
  84. #define PHY_MIPGSR 0x12
  85. #define PHY_DCR 0x13
  86. #define PHY_FCSCR 0x14
  87. #define PHY_RECR 0x15
  88. #define PHY_PCSR 0x16
  89. #define PHY_LBR 0x17
  90. #define PHY_10BTSCR 0x18
  91. #define PHY_PHYCTRL 0x19
  92. /* PHY BMCR */
  93. #define PHY_BMCR_RESET 0x8000
  94. #define PHY_BMCR_LOOP 0x4000
  95. #define PHY_BMCR_100MB 0x2000
  96. #define PHY_BMCR_AUTON 0x1000
  97. #define PHY_BMCR_POWD 0x0800
  98. #define PHY_BMCR_ISO 0x0400
  99. #define PHY_BMCR_RST_NEG 0x0200
  100. #define PHY_BMCR_DPLX 0x0100
  101. #define PHY_BMCR_COL_TST 0x0080
  102. #define PHY_BMCR_SPEED_MASK 0x2040
  103. #define PHY_BMCR_1000_MBPS 0x0040
  104. #define PHY_BMCR_100_MBPS 0x2000
  105. #define PHY_BMCR_10_MBPS 0x0000
  106. /* phy BMSR */
  107. #define PHY_BMSR_100T4 0x8000
  108. #define PHY_BMSR_100TXF 0x4000
  109. #define PHY_BMSR_100TXH 0x2000
  110. #define PHY_BMSR_10TF 0x1000
  111. #define PHY_BMSR_10TH 0x0800
  112. #define PHY_BMSR_EXT_STAT 0x0100
  113. #define PHY_BMSR_PRE_SUP 0x0040
  114. #define PHY_BMSR_AUTN_COMP 0x0020
  115. #define PHY_BMSR_RF 0x0010
  116. #define PHY_BMSR_AUTN_ABLE 0x0008
  117. #define PHY_BMSR_LS 0x0004
  118. #define PHY_BMSR_JD 0x0002
  119. #define PHY_BMSR_EXT 0x0001
  120. /*phy ANLPAR */
  121. #define PHY_ANLPAR_NP 0x8000
  122. #define PHY_ANLPAR_ACK 0x4000
  123. #define PHY_ANLPAR_RF 0x2000
  124. #define PHY_ANLPAR_ASYMP 0x0800
  125. #define PHY_ANLPAR_PAUSE 0x0400
  126. #define PHY_ANLPAR_T4 0x0200
  127. #define PHY_ANLPAR_TXFD 0x0100
  128. #define PHY_ANLPAR_TX 0x0080
  129. #define PHY_ANLPAR_10FD 0x0040
  130. #define PHY_ANLPAR_10 0x0020
  131. #define PHY_ANLPAR_100 0x0380 /* we can run at 100 */
  132. /* phy ANLPAR 1000BASE-X */
  133. #define PHY_X_ANLPAR_NP 0x8000
  134. #define PHY_X_ANLPAR_ACK 0x4000
  135. #define PHY_X_ANLPAR_RF_MASK 0x3000
  136. #define PHY_X_ANLPAR_PAUSE_MASK 0x0180
  137. #define PHY_X_ANLPAR_HD 0x0040
  138. #define PHY_X_ANLPAR_FD 0x0020
  139. #define PHY_ANLPAR_PSB_MASK 0x001f
  140. #define PHY_ANLPAR_PSB_802_3 0x0001
  141. #define PHY_ANLPAR_PSB_802_9 0x0002
  142. /* phy 1000BTCR */
  143. #define PHY_1000BTCR_1000FD 0x0200
  144. #define PHY_1000BTCR_1000HD 0x0100
  145. /* phy 1000BTSR */
  146. #define PHY_1000BTSR_MSCF 0x8000
  147. #define PHY_1000BTSR_MSCR 0x4000
  148. #define PHY_1000BTSR_LRS 0x2000
  149. #define PHY_1000BTSR_RRS 0x1000
  150. #define PHY_1000BTSR_1000FD 0x0800
  151. #define PHY_1000BTSR_1000HD 0x0400
  152. /* phy EXSR */
  153. #define PHY_EXSR_1000XF 0x8000
  154. #define PHY_EXSR_1000XH 0x4000
  155. #define PHY_EXSR_1000TF 0x2000
  156. #define PHY_EXSR_1000TH 0x1000
  157. #endif