Home Explore Help
Register Sign In
phyus
/
uboot-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 2c05fd1257
Branches Tags
uboot-vybrid_pu...
/
cpu
/
ppc4xx
/
vecnum.h

vecnum.h 17 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299 
  1. /*
    2. 

  2. *  Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
    3. 

  3. *
    4. 

  4. * See file CREDITS for list of people who contributed to this
    5. 

  5. * project.
    6. 

  6. *
    7. 

  7. * This program is free software; you can redistribute it and/or
    8. 

  8. * modify it under the terms of the GNU General Public License as
    9. 

  9. * published by the Free Software Foundation; either version 2 of
    10. 

  10. * the License, or (at your option) any later version.
    11. 

  11. *
    12. 

  12. * This program is distributed in the hope that it will be useful,
    13. 

  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
    14. 

  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
    15. 

  15. * GNU General Public License for more details.
    16. 

  16. *
    17. 

  17. * You should have received a copy of the GNU General Public License
    18. 

  18. * along with this program; if not, write to the Free Software
    19. 

  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
    20. 

  20. * MA 02111-1307 USA
    21. 

  21. */
    22. 

  22. 

  23. /*
    24. 

  24.  * Interrupt vector number definitions to ease the
    25. 

  25.  * 405 -- 440 porting pain ;-)
    26. 

  26.  *
    27. 

  27.  * NOTE: They're not all here yet ... update as needed.
    28. 

  28.  *
    29. 

  29.  */
    30. 

  30. 

  31. #ifndef _VECNUMS_H_
    32. 

  32. #define _VECNUMS_H_
    33. 

  33. 

  34. #if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
    35. 

  35. 

  36. /* UIC 0 */
    37. 

  37. #define VECNUM_U0                   0  /* UART 0                        */
    38. 

  38. #define VECNUM_U1                   1  /* UART 1                        */
    39. 

  39. #define VECNUM_IIC0                 2  /* IIC                           */
    40. 

  40. #define VECNUM_KRD                  3  /* Kasumi Ready for data         */
    41. 

  41. #define VECNUM_KDA                  4  /* Kasumi Data Available         */
    42. 

  42. #define VECNUM_PCRW                 5  /* PCI command register write    */
    43. 

  43. #define VECNUM_PPM                  6  /* PCI power management          */
    44. 

  44. #define VECNUM_IIC1                 7  /* IIC                           */
    45. 

  45. #define VECNUM_SPI                  8  /* SPI                           */
    46. 

  46. #define VECNUM_EPCISER              9  /* External PCI SERR             */
    47. 

  47. #define VECNUM_MTE                 10  /* MAL TXEOB                     */
    48. 

  48. #define VECNUM_MRE                 11  /* MAL RXEOB                     */
    49. 

  49. #define VECNUM_D0                  12  /* DMA channel 0                 */
    50. 

  50. #define VECNUM_D1                  13  /* DMA channel 1                 */
    51. 

  51. #define VECNUM_D2                  14  /* DMA channel 2                 */
    52. 

  52. #define VECNUM_D3                  15  /* DMA channel 3                 */
    53. 

  53. #define VECNUM_UD0                 16  /* UDMA irq 0                    */
    54. 

  54. #define VECNUM_UD1                 17  /* UDMA irq 1                    */
    55. 

  55. #define VECNUM_UD2                 18  /* UDMA irq 2                    */
    56. 

  56. #define VECNUM_UD3                 19  /* UDMA irq 3                    */
    57. 

  57. #define VECNUM_HSB2D               20  /* USB2.0 Device                 */
    58. 

  58. #define VECNUM_USBDEV		   20  /* USB 1.1/USB 2.0 Device        */
    59. 

  59. #define VECNUM_OHCI1               21  /* USB2.0 Host OHCI irq 1        */
    60. 

  60. #define VECNUM_OHCI2               22  /* USB2.0 Host OHCI irq 2        */
    61. 

  61. #define VECNUM_EIP94               23  /* Security EIP94                */
    62. 

  62. #define VECNUM_ETH0                24  /* Emac 0                        */
    63. 

  63. #define VECNUM_ETH1                25  /* Emac 1                        */
    64. 

  64. #define VECNUM_EHCI                26  /* USB2.0 Host EHCI              */
    65. 

  65. #define VECNUM_EIR4                27  /* External interrupt 4          */
    66. 

  66. #define VECNUM_UIC2NC              28  /* UIC2 non-critical interrupt   */
    67. 

  67. #define VECNUM_UIC2C               29  /* UIC2 critical interrupt       */
    68. 

  68. #define VECNUM_UIC1NC              30  /* UIC1 non-critical interrupt   */
    69. 

  69. #define VECNUM_UIC1C               31  /* UIC1 critical interrupt       */
    70. 

  70. 

  71. /* UIC 1 */
    72. 

  72. #define VECNUM_MS           (32 +  0)  /* MAL SERR                      */
    73. 

  73. #define VECNUM_MTDE         (32 +  1)  /* MAL TXDE                      */
    74. 

  74. #define VECNUM_MRDE         (32 +  2)  /* MAL RXDE                      */
    75. 

  75. #define VECNUM_U2           (32 +  3)  /* UART 2                        */
    76. 

  76. #define VECNUM_U3           (32 +  4)  /* UART 3                        */
    77. 

  77. #define VECNUM_EBCO         (32 +  5)  /* EBCO interrupt status         */
    78. 

  78. #define VECNUM_NDFC         (32 +  6)  /* NDFC                          */
    79. 

  79. #define VECNUM_KSLE         (32 +  7)  /* KASUMI slave error            */
    80. 

  80. #define VECNUM_CT5          (32 +  8)  /* GPT compare timer 5           */
    81. 

  81. #define VECNUM_CT6          (32 +  9)  /* GPT compare timer 6           */
    82. 

  82. #define VECNUM_PLB34I0      (32 + 10)  /* PLB3X4X MIRQ0                 */
    83. 

  83. #define VECNUM_PLB34I1      (32 + 11)  /* PLB3X4X MIRQ1                 */
    84. 

  84. #define VECNUM_PLB34I2      (32 + 12)  /* PLB3X4X MIRQ2                 */
    85. 

  85. #define VECNUM_PLB34I3      (32 + 13)  /* PLB3X4X MIRQ3                 */
    86. 

  86. #define VECNUM_PLB34I4      (32 + 14)  /* PLB3X4X MIRQ4                 */
    87. 

  87. #define VECNUM_PLB34I5      (32 + 15)  /* PLB3X4X MIRQ5                 */
    88. 

  88. #define VECNUM_CT0          (32 + 16)  /* GPT compare timer 0           */
    89. 

  89. #define VECNUM_CT1          (32 + 17)  /* GPT compare timer 1           */
    90. 

  90. #define VECNUM_EIR7         (32 + 18)  /* External interrupt 7          */
    91. 

  91. #define VECNUM_EIR8         (32 + 19)  /* External interrupt 8          */
    92. 

  92. #define VECNUM_EIR9         (32 + 20)  /* External interrupt 9          */
    93. 

  93. #define VECNUM_CT2          (32 + 21)  /* GPT compare timer 2           */
    94. 

  94. #define VECNUM_CT3          (32 + 22)  /* GPT compare timer 3           */
    95. 

  95. #define VECNUM_CT4          (32 + 23)  /* GPT compare timer 4           */
    96. 

  96. #define VECNUM_SRE          (32 + 24)  /* Serial ROM error              */
    97. 

  97. #define VECNUM_GPTDC        (32 + 25)  /* GPT decrementer pulse         */
    98. 

  98. #define VECNUM_RSVD0        (32 + 26)  /* Reserved                      */
    99. 

  99. #define VECNUM_EPCIPER      (32 + 27)  /* External PCI PERR             */
    100. 

  100. #define VECNUM_EIR0         (32 + 28)  /* External interrupt 0          */
    101. 

  101. #define VECNUM_EWU0         (32 + 29)  /* Ethernet 0 wakeup             */
    102. 

  102. #define VECNUM_EIR1         (32 + 30)  /* External interrupt 1          */
    103. 

  103. #define VECNUM_EWU1         (32 + 31)  /* Ethernet 1 wakeup             */
    104. 

  104. 

  105. #define VECNUM_TXDE         VECNUM_MTDE
    106. 

  106. #define VECNUM_RXDE         VECNUM_MRDE
    107. 

  107. 

  108. /* UIC 2 */
    109. 

  109. #define VECNUM_EIR5         (62 +  0)  /* External interrupt 5          */
    110. 

  110. #define VECNUM_EIR6         (62 +  1)  /* External interrupt 6          */
    111. 

  111. #define VECNUM_OPB          (62 +  2)  /* OPB to PLB bridge int stat    */
    112. 

  112. #define VECNUM_EIR2         (62 +  3)  /* External interrupt 2          */
    113. 

  113. #define VECNUM_EIR3         (62 +  4)  /* External interrupt 3          */
    114. 

  114. #define VECNUM_DDR2         (62 +  5)  /* DDR2 sdram                    */
    115. 

  115. #define VECNUM_MCTX0        (62 +  6)  /* MAl intp coalescence TX0      */
    116. 

  116. #define VECNUM_MCTX1        (62 +  7)  /* MAl intp coalescence TX1      */
    117. 

  117. #define VECNUM_MCTR0        (62 +  8)  /* MAl intp coalescence TR0      */
    118. 

  118. #define VECNUM_MCTR1        (62 +  9)  /* MAl intp coalescence TR1      */
    119. 

  119. 

  120. #elif defined(CONFIG_440SPE)
    121. 

  121. 

  122. /* UIC 0 */
    123. 

  123. #define VECNUM_U0           0           /* UART0                        */
    124. 

  124. #define VECNUM_U1           1           /* UART1                        */
    125. 

  125. #define VECNUM_IIC0         2           /* IIC0                         */
    126. 

  126. #define VECNUM_IIC1         3           /* IIC1                         */
    127. 

  127. #define VECNUM_PIM          4           /* PCI inbound message          */
    128. 

  128. #define VECNUM_PCRW         5           /* PCI command reg write        */
    129. 

  129. #define VECNUM_PPM          6           /* PCI power management         */
    130. 

  130. #define VECNUM_MSI0         7           /* PCI MSI level 0              */
    131. 

  131. #define VECNUM_MSI1         8           /* PCI MSI level 0              */
    132. 

  132. #define VECNUM_MSI2         9           /* PCI MSI level 0              */
    133. 

  133. #define VECNUM_D0           12          /* DMA channel 0                */
    134. 

  134. #define VECNUM_D1           13          /* DMA channel 1                */
    135. 

  135. #define VECNUM_D2           14          /* DMA channel 2                */
    136. 

  136. #define VECNUM_D3           15          /* DMA channel 3                */
    137. 

  137. #define VECNUM_UIC1NC       30          /* UIC1 non-critical interrupt  */
    138. 

  138. #define VECNUM_UIC1C        31          /* UIC1 critical interrupt      */
    139. 

  139. 

  140. /* UIC 1 */
    141. 

  141. #define VECNUM_MS           (32 + 1 )   /* MAL SERR                     */
    142. 

  142. #define VECNUM_TXDE         (32 + 2 )   /* MAL TXDE                     */
    143. 

  143. #define VECNUM_RXDE         (32 + 3 )   /* MAL RXDE                     */
    144. 

  144. #define VECNUM_MTE          (32 + 6 )   /* MAL Tx EOB                   */
    145. 

  145. #define VECNUM_MRE          (32 + 7 )   /* MAL Rx EOB                   */
    146. 

  146. #define VECNUM_CT0          (32 + 12 )  /* GPT compare timer 0          */
    147. 

  147. #define VECNUM_CT1          (32 + 13 )  /* GPT compare timer 1          */
    148. 

  148. #define VECNUM_CT2          (32 + 14 )  /* GPT compare timer 2          */
    149. 

  149. #define VECNUM_CT3          (32 + 15 )  /* GPT compare timer 3          */
    150. 

  150. #define VECNUM_CT4          (32 + 16 )  /* GPT compare timer 4          */
    151. 

  151. #define VECNUM_ETH0         (32 + 28)   /* Ethernet interrupt status    */
    152. 

  152. #define VECNUM_EWU0         (32 + 29)   /* Emac  wakeup                 */
    153. 

  153. 

  154. /* UIC 2 */
    155. 

  155. #define VECNUM_EIR5         (62 + 24)   /* External interrupt 5         */
    156. 

  156. #define VECNUM_EIR4         (62 + 25)   /* External interrupt 4         */
    157. 

  157. #define VECNUM_EIR3         (62 + 26)   /* External interrupt 3         */
    158. 

  158. #define VECNUM_EIR2         (62 + 27)   /* External interrupt 2         */
    159. 

  159. #define VECNUM_EIR1         (62 + 28)   /* External interrupt 1         */
    160. 

  160. #define VECNUM_EIR0         (62 + 29)   /* External interrupt 0         */
    161. 

  161. 

  162. #elif defined(CONFIG_440SP)
    163. 

  163. 

  164. /* UIC 0 */
    165. 

  165. #define VECNUM_U0           0           /* UART0                        */
    166. 

  166. #define VECNUM_U1           1           /* UART1                        */
    167. 

  167. #define VECNUM_IIC0         2           /* IIC0                         */
    168. 

  168. #define VECNUM_IIC1         3           /* IIC1                         */
    169. 

  169. #define VECNUM_PIM          4           /* PCI inbound message          */
    170. 

  170. #define VECNUM_PCRW         5           /* PCI command reg write        */
    171. 

  171. #define VECNUM_PPM          6           /* PCI power management         */
    172. 

  172. #define VECNUM_UIC1NC       30          /* UIC1 non-critical interrupt  */
    173. 

  173. #define VECNUM_UIC1C        31          /* UIC1 critical interrupt      */
    174. 

  174. 

  175. /* UIC 1 */
    176. 

  176. #define VECNUM_EIR0         (32 + 0)	/* External interrupt 0         */
    177. 

  177. #define VECNUM_MS           (32 + 1)	/* MAL SERR                     */
    178. 

  178. #define VECNUM_TXDE         (32 + 2)	/* MAL TXDE                     */
    179. 

  179. #define VECNUM_RXDE         (32 + 3)	/* MAL RXDE                     */
    180. 

  180. #define VECNUM_MTE          (32 + 6)	/* MAL Tx EOB                   */
    181. 

  181. #define VECNUM_MRE          (32 + 7)	/* MAL Rx EOB                   */
    182. 

  182. #define VECNUM_CT0          (32 + 12)	/* GPT compare timer 0          */
    183. 

  183. #define VECNUM_CT1          (32 + 13)	/* GPT compare timer 1          */
    184. 

  184. #define VECNUM_CT2          (32 + 14)	/* GPT compare timer 2          */
    185. 

  185. #define VECNUM_CT3          (32 + 15)	/* GPT compare timer 3          */
    186. 

  186. #define VECNUM_CT4          (32 + 16)	/* GPT compare timer 4          */
    187. 

  187. #define VECNUM_ETH0         (32 + 28)	/* Ethernet interrupt status    */
    188. 

  188. #define VECNUM_EWU0         (32 + 29)	/* Emac  wakeup                 */
    189. 

  189. 

  190. #elif defined(CONFIG_440)
    191. 

  191. 

  192. /* UIC 0 */
    193. 

  193. #define VECNUM_U0           0           /* UART0                        */
    194. 

  194. #define VECNUM_U1           1           /* UART1                        */
    195. 

  195. #define VECNUM_IIC0         2           /* IIC0                         */
    196. 

  196. #define VECNUM_IIC1         3           /* IIC1                         */
    197. 

  197. #define VECNUM_PIM          4           /* PCI inbound message          */
    198. 

  198. #define VECNUM_PCRW         5           /* PCI command reg write        */
    199. 

  199. #define VECNUM_PPM          6           /* PCI power management         */
    200. 

  200. #define VECNUM_MSI0         7           /* PCI MSI level 0              */
    201. 

  201. #define VECNUM_MSI1         8           /* PCI MSI level 0              */
    202. 

  202. #define VECNUM_MSI2         9           /* PCI MSI level 0              */
    203. 

  203. #define VECNUM_MTE          10          /* MAL TXEOB                    */
    204. 

  204. #define VECNUM_MRE          11          /* MAL RXEOB                    */
    205. 

  205. #define VECNUM_D0           12          /* DMA channel 0                */
    206. 

  206. #define VECNUM_D1           13          /* DMA channel 1                */
    207. 

  207. #define VECNUM_D2           14          /* DMA channel 2                */
    208. 

  208. #define VECNUM_D3           15          /* DMA channel 3                */
    209. 

  209. #define VECNUM_CT0          18          /* GPT compare timer 0          */
    210. 

  210. #define VECNUM_CT1          19          /* GPT compare timer 1          */
    211. 

  211. #define VECNUM_CT2          20          /* GPT compare timer 2          */
    212. 

  212. #define VECNUM_CT3          21          /* GPT compare timer 3          */
    213. 

  213. #define VECNUM_CT4          22          /* GPT compare timer 4          */
    214. 

  214. #define VECNUM_EIR0         23          /* External interrupt 0         */
    215. 

  215. #define VECNUM_EIR1         24          /* External interrupt 1         */
    216. 

  216. #define VECNUM_EIR2         25          /* External interrupt 2         */
    217. 

  217. #define VECNUM_EIR3         26          /* External interrupt 3         */
    218. 

  218. #define VECNUM_EIR4         27          /* External interrupt 4         */
    219. 

  219. #define VECNUM_EIR5         28          /* External interrupt 5         */
    220. 

  220. #define VECNUM_EIR6         29          /* External interrupt 6         */
    221. 

  221. #define VECNUM_UIC1NC       30          /* UIC1 non-critical interrupt  */
    222. 

  222. #define VECNUM_UIC1C        31          /* UIC1 critical interrupt      */
    223. 

  223. 

  224. /* UIC 1 */
    225. 

  225. #define VECNUM_MS           (32 + 0 )   /* MAL SERR                     */
    226. 

  226. #define VECNUM_TXDE         (32 + 1 )   /* MAL TXDE                     */
    227. 

  227. #define VECNUM_RXDE         (32 + 2 )   /* MAL RXDE                     */
    228. 

  228. #define VECNUM_USBDEV	    (32 + 23)   /* USB 1.1/USB 2.0 Device       */
    229. 

  229. #define VECNUM_ETH0         (32 + 28)   /* Ethernet 0 interrupt status  */
    230. 

  230. #define VECNUM_EWU0         (32 + 29)   /* Ethernet 0 wakeup            */
    231. 

  231. 

  232. #else /* !defined(CONFIG_440) */
    233. 

  233. 

  234. #if defined(CONFIG_405EZ)
    235. 

  235. #define VECNUM_D0		0	/* DMA channel 0		*/
    236. 

  236. #define VECNUM_D1		1	/* DMA channel 1		*/
    237. 

  237. #define VECNUM_D2		2	/* DMA channel 2		*/
    238. 

  238. #define VECNUM_D3		3	/* DMA channel 3		*/
    239. 

  239. #define VECNUM_1588		4	/* IEEE 1588 network synchronization */
    240. 

  240. #define VECNUM_U0		5	/* UART0			*/
    241. 

  241. #define VECNUM_U1		6	/* UART1			*/
    242. 

  242. #define VECNUM_CAN0		7	/* CAN 0			*/
    243. 

  243. #define VECNUM_CAN1		8	/* CAN 1			*/
    244. 

  244. #define VECNUM_SPI		9	/* SPI				*/
    245. 

  245. #define VECNUM_IIC0		10	/* I2C				*/
    246. 

  246. #define VECNUM_CHT0		11	/* Chameleon timer high pri interrupt */
    247. 

  247. #define VECNUM_CHT1		12	/* Chameleon timer high pri interrupt */
    248. 

  248. #define VECNUM_USBH1		13	/* USB Host 1			*/
    249. 

  249. #define VECNUM_USBH2		14	/* USB Host 2			*/
    250. 

  250. #define VECNUM_USBDEV		15	/* USB Device			*/
    251. 

  251. #define VECNUM_ETH0		16	/* 10/100 Ethernet interrupt status */
    252. 

  252. #define VECNUM_EWU0		17	/* Ethernet wakeup sequence detected */
    253. 

  253. 

  254. #define VECNUM_MADMAL		18	/* Logical OR of following MadMAL int */
    255. 

  255. #define VECNUM_MS		18	/*	MAL_SERR_INT 		*/
    256. 

  256. #define VECNUM_TXDE		18	/* 	MAL_TXDE_INT 		*/
    257. 

  257. #define VECNUM_RXDE		18	/*	MAL_RXDE_INT 		*/
    258. 

  258. 

  259. #define VECNUM_MTE		19	/* MAL TXEOB			*/
    260. 

  260. #define VECNUM_MTE1		20	/* MAL TXEOB1			*/
    261. 

  261. #define VECNUM_MRE		21	/* MAL RXEOB			*/
    262. 

  262. #define VECNUM_NAND		22	/* NAND Flash controller	*/
    263. 

  263. #define VECNUM_ADC		23	/* ADC				*/
    264. 

  264. #define VECNUM_DAC		24	/* DAC				*/
    265. 

  265. #define VECNUM_OPB2PLB		25	/* OPB to PLB bridge interrupt	*/
    266. 

  266. #define VECNUM_RESERVED0	26	/* Reserved			*/
    267. 

  267. #define VECNUM_EIR0		27	/* External interrupt 0		*/
    268. 

  268. #define VECNUM_EIR1		28	/* External interrupt 1		*/
    269. 

  269. #define VECNUM_EIR2		29	/* External interrupt 2		*/
    270. 

  270. #define VECNUM_EIR3		30	/* External interrupt 3		*/
    271. 

  271. #define VECNUM_EIR4		31	/* External interrupt 4		*/
    272. 

  272. 

  273. #else	/* !CONFIG_405EZ */
    274. 

  274. 

  275. #define VECNUM_U0           0           /* UART0                        */
    276. 

  276. #define VECNUM_U1           1           /* UART1                        */
    277. 

  277. #define VECNUM_D0           5           /* DMA channel 0                */
    278. 

  278. #define VECNUM_D1           6           /* DMA channel 1                */
    279. 

  279. #define VECNUM_D2           7           /* DMA channel 2                */
    280. 

  280. #define VECNUM_D3           8           /* DMA channel 3                */
    281. 

  281. #define VECNUM_EWU0         9           /* Ethernet wakeup              */
    282. 

  282. #define VECNUM_MS           10          /* MAL SERR                     */
    283. 

  283. #define VECNUM_MTE          11          /* MAL TXEOB                    */
    284. 

  284. #define VECNUM_MRE          12          /* MAL RXEOB                    */
    285. 

  285. #define VECNUM_TXDE         13          /* MAL TXDE                     */
    286. 

  286. #define VECNUM_RXDE         14          /* MAL RXDE                     */
    287. 

  287. #define VECNUM_ETH0         15          /* Ethernet interrupt status    */
    288. 

  288. #define VECNUM_EIR0         25          /* External interrupt 0         */
    289. 

  289. #define VECNUM_EIR1         26          /* External interrupt 1         */
    290. 

  290. #define VECNUM_EIR2         27          /* External interrupt 2         */
    291. 

  291. #define VECNUM_EIR3         28          /* External interrupt 3         */
    292. 

  292. #define VECNUM_EIR4         29          /* External interrupt 4         */
    293. 

  293. #define VECNUM_EIR5         30          /* External interrupt 5         */
    294. 

  294. #define VECNUM_EIR6         31          /* External interrupt 6         */
    295. 

  295. #endif	/* defined(CONFIG_405EZ) */
    296. 

  296. 

  297. #endif /* defined(CONFIG_440) */
    298. 

  298. 

  299. #endif /* _VECNUMS_H_ */
    300.