interrupts.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. /*
  2. * (C) Copyright 2002
  3. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Marius Groeger <mgroeger@sysgo.de>
  5. *
  6. * (C) Copyright 2002
  7. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  8. * Alex Zuepke <azu@sysgo.de>
  9. *
  10. * (C) Copyright 2002
  11. * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
  12. *
  13. * See file CREDITS for list of people who contributed to this
  14. * project.
  15. *
  16. * This program is free software; you can redistribute it and/or
  17. * modify it under the terms of the GNU General Public License as
  18. * published by the Free Software Foundation; either version 2 of
  19. * the License, or (at your option) any later version.
  20. *
  21. * This program is distributed in the hope that it will be useful,
  22. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  23. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  24. * GNU General Public License for more details.
  25. *
  26. * You should have received a copy of the GNU General Public License
  27. * along with this program; if not, write to the Free Software
  28. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  29. * MA 02111-1307 USA
  30. */
  31. #include <common.h>
  32. #include <arm920t.h>
  33. #include <lh7a40x.h>
  34. #include <asm/proc-armv/ptrace.h>
  35. static ulong timer_load_val = 0;
  36. /* macro to read the 16 bit timer */
  37. static inline ulong READ_TIMER(void)
  38. {
  39. lh7a40x_timers_t* timers = LH7A40X_TIMERS_PTR;
  40. lh7a40x_timer_t* timer = &timers->timer1;
  41. return (timer->value & 0x0000ffff);
  42. }
  43. #ifdef CONFIG_USE_IRQ
  44. /* enable IRQ interrupts */
  45. void enable_interrupts (void)
  46. {
  47. unsigned long temp;
  48. __asm__ __volatile__("mrs %0, cpsr\n"
  49. "bic %0, %0, #0x80\n"
  50. "msr cpsr_c, %0"
  51. : "=r" (temp)
  52. :
  53. : "memory");
  54. }
  55. /*
  56. * disable IRQ/FIQ interrupts
  57. * returns true if interrupts had been enabled before we disabled them
  58. */
  59. int disable_interrupts (void)
  60. {
  61. unsigned long old,temp;
  62. __asm__ __volatile__("mrs %0, cpsr\n"
  63. "orr %1, %0, #0xc0\n"
  64. "msr cpsr_c, %1"
  65. : "=r" (old), "=r" (temp)
  66. :
  67. : "memory");
  68. return (old & 0x80) == 0;
  69. }
  70. #else
  71. void enable_interrupts (void)
  72. {
  73. return;
  74. }
  75. int disable_interrupts (void)
  76. {
  77. return 0;
  78. }
  79. #endif
  80. void bad_mode (void)
  81. {
  82. panic ("Resetting CPU ...\n");
  83. reset_cpu (0);
  84. }
  85. void show_regs (struct pt_regs *regs)
  86. {
  87. unsigned long flags;
  88. const char *processor_modes[] = {
  89. "USER_26", "FIQ_26", "IRQ_26", "SVC_26",
  90. "UK4_26", "UK5_26", "UK6_26", "UK7_26",
  91. "UK8_26", "UK9_26", "UK10_26", "UK11_26",
  92. "UK12_26", "UK13_26", "UK14_26", "UK15_26",
  93. "USER_32", "FIQ_32", "IRQ_32", "SVC_32",
  94. "UK4_32", "UK5_32", "UK6_32", "ABT_32",
  95. "UK8_32", "UK9_32", "UK10_32", "UND_32",
  96. "UK12_32", "UK13_32", "UK14_32", "SYS_32",
  97. };
  98. flags = condition_codes (regs);
  99. printf ("pc : [<%08lx>] lr : [<%08lx>]\n"
  100. "sp : %08lx ip : %08lx fp : %08lx\n",
  101. instruction_pointer (regs),
  102. regs->ARM_lr, regs->ARM_sp, regs->ARM_ip, regs->ARM_fp);
  103. printf ("r10: %08lx r9 : %08lx r8 : %08lx\n",
  104. regs->ARM_r10, regs->ARM_r9, regs->ARM_r8);
  105. printf ("r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx\n",
  106. regs->ARM_r7, regs->ARM_r6, regs->ARM_r5, regs->ARM_r4);
  107. printf ("r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx\n",
  108. regs->ARM_r3, regs->ARM_r2, regs->ARM_r1, regs->ARM_r0);
  109. printf ("Flags: %c%c%c%c",
  110. flags & CC_N_BIT ? 'N' : 'n',
  111. flags & CC_Z_BIT ? 'Z' : 'z',
  112. flags & CC_C_BIT ? 'C' : 'c', flags & CC_V_BIT ? 'V' : 'v');
  113. printf (" IRQs %s FIQs %s Mode %s%s\n",
  114. interrupts_enabled (regs) ? "on" : "off",
  115. fast_interrupts_enabled (regs) ? "on" : "off",
  116. processor_modes[processor_mode (regs)],
  117. thumb_mode (regs) ? " (T)" : "");
  118. }
  119. void do_undefined_instruction (struct pt_regs *pt_regs)
  120. {
  121. printf ("undefined instruction\n");
  122. show_regs (pt_regs);
  123. bad_mode ();
  124. }
  125. void do_software_interrupt (struct pt_regs *pt_regs)
  126. {
  127. printf ("software interrupt\n");
  128. show_regs (pt_regs);
  129. bad_mode ();
  130. }
  131. void do_prefetch_abort (struct pt_regs *pt_regs)
  132. {
  133. printf ("prefetch abort\n");
  134. show_regs (pt_regs);
  135. bad_mode ();
  136. }
  137. void do_data_abort (struct pt_regs *pt_regs)
  138. {
  139. printf ("data abort\n");
  140. show_regs (pt_regs);
  141. bad_mode ();
  142. }
  143. void do_not_used (struct pt_regs *pt_regs)
  144. {
  145. printf ("not used\n");
  146. show_regs (pt_regs);
  147. bad_mode ();
  148. }
  149. void do_fiq (struct pt_regs *pt_regs)
  150. {
  151. printf ("fast interrupt request\n");
  152. show_regs (pt_regs);
  153. bad_mode ();
  154. }
  155. void do_irq (struct pt_regs *pt_regs)
  156. {
  157. printf ("interrupt request\n");
  158. show_regs (pt_regs);
  159. bad_mode ();
  160. }
  161. static ulong timestamp;
  162. static ulong lastdec;
  163. int interrupt_init (void)
  164. {
  165. lh7a40x_timers_t* timers = LH7A40X_TIMERS_PTR;
  166. lh7a40x_timer_t* timer = &timers->timer1;
  167. /* a periodic timer using the 508kHz source */
  168. timer->control = (TIMER_PER | TIMER_CLK508K);
  169. if (timer_load_val == 0) {
  170. /*
  171. * 10ms period with 508.469kHz clock = 5084
  172. */
  173. timer_load_val = CFG_HZ/100;
  174. }
  175. /* load value for 10 ms timeout */
  176. lastdec = timer->load = timer_load_val;
  177. /* auto load, start timer */
  178. timer->control = timer->control | TIMER_EN;
  179. timestamp = 0;
  180. return (0);
  181. }
  182. /*
  183. * timer without interrupts
  184. */
  185. void reset_timer (void)
  186. {
  187. reset_timer_masked ();
  188. }
  189. ulong get_timer (ulong base)
  190. {
  191. return (get_timer_masked() - base);
  192. }
  193. void set_timer (ulong t)
  194. {
  195. timestamp = t;
  196. }
  197. void udelay (unsigned long usec)
  198. {
  199. ulong tmo,tmp;
  200. /* normalize */
  201. if (usec >= 1000) {
  202. tmo = usec / 1000;
  203. tmo *= CFG_HZ;
  204. tmo /= 1000;
  205. }
  206. else {
  207. if (usec > 1) {
  208. tmo = usec * CFG_HZ;
  209. tmo /= (1000*1000);
  210. }
  211. else
  212. tmo = 1;
  213. }
  214. /* check for rollover during this delay */
  215. tmp = get_timer (0);
  216. if ((tmp + tmo) < tmp )
  217. reset_timer_masked(); /* timer would roll over */
  218. else
  219. tmo += tmp;
  220. while (get_timer_masked () < tmo);
  221. }
  222. void reset_timer_masked (void)
  223. {
  224. /* reset time */
  225. lastdec = READ_TIMER();
  226. timestamp = 0;
  227. }
  228. ulong get_timer_masked (void)
  229. {
  230. ulong now = READ_TIMER();
  231. if (lastdec >= now) {
  232. /* normal mode */
  233. timestamp += (lastdec - now);
  234. } else {
  235. /* we have an overflow ... */
  236. timestamp += ((lastdec + timer_load_val) - now);
  237. }
  238. lastdec = now;
  239. return timestamp;
  240. }
  241. void udelay_masked (unsigned long usec)
  242. {
  243. ulong tmo;
  244. ulong endtime;
  245. signed long diff;
  246. /* normalize */
  247. if (usec >= 1000) {
  248. tmo = usec / 1000;
  249. tmo *= CFG_HZ;
  250. tmo /= 1000;
  251. } else {
  252. if (usec > 1) {
  253. tmo = usec * CFG_HZ;
  254. tmo /= (1000*1000);
  255. } else {
  256. tmo = 1;
  257. }
  258. }
  259. endtime = get_timer_masked () + tmo;
  260. do {
  261. ulong now = get_timer_masked ();
  262. diff = endtime - now;
  263. } while (diff >= 0);
  264. }
  265. /*
  266. * This function is derived from PowerPC code (read timebase as long long).
  267. * On ARM it just returns the timer value.
  268. */
  269. unsigned long long get_ticks(void)
  270. {
  271. return get_timer(0);
  272. }
  273. /*
  274. * This function is derived from PowerPC code (timebase clock frequency).
  275. * On ARM it returns the number of timer ticks per second.
  276. */
  277. ulong get_tbclk (void)
  278. {
  279. ulong tbclk;
  280. tbclk = timer_load_val * 100;
  281. return tbclk;
  282. }