pb1x00.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115
  1. /*
  2. * (C) Copyright 2003
  3. * Thomas.Lange@corelatus.se
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <command.h>
  25. #include <asm/au1x00.h>
  26. #include <asm/mipsregs.h>
  27. long int initdram(int board_type)
  28. {
  29. /* Sdram is setup by assembler code */
  30. /* If memory could be changed, we should return the true value here */
  31. return 64*1024*1024;
  32. }
  33. #define BCSR_PCMCIA_PC0DRVEN 0x0010
  34. #define BCSR_PCMCIA_PC0RST 0x0080
  35. /* In cpu/mips/cpu.c */
  36. void write_one_tlb( int index, u32 pagemask, u32 hi, u32 low0, u32 low1 );
  37. int checkboard (void)
  38. {
  39. u16 status;
  40. /* volatile u32 *pcmcia_bcsr = (u32*)(DB1000_BCSR_ADDR+0x10); */
  41. volatile u32 *sys_counter = (volatile u32*)SYS_COUNTER_CNTRL;
  42. u32 proc_id;
  43. *sys_counter = 0x100; /* Enable 32 kHz oscillator for RTC/TOY */
  44. proc_id = read_32bit_cp0_register(CP0_PRID);
  45. switch (proc_id >> 24) {
  46. case 0:
  47. puts ("Board: Pb1000\n");
  48. printf ("CPU: Au1000 396 MHz, id: 0x%02x, rev: 0x%02x\n",
  49. (proc_id >> 8) & 0xFF, proc_id & 0xFF);
  50. break;
  51. case 1:
  52. puts ("Board: Pb1500\n");
  53. printf ("CPU: Au1500, id: 0x%02x, rev: 0x%02x\n",
  54. (proc_id >> 8) & 0xFF, proc_id & 0xFF);
  55. break;
  56. case 2:
  57. puts ("Board: Pb1100\n");
  58. printf ("CPU: Au1100, id: 0x%02x, rev: 0x%02x\n",
  59. (proc_id >> 8) & 0xFF, proc_id & 0xFF);
  60. break;
  61. default:
  62. printf ("Unsupported cpu %d, proc_id=0x%x\n", proc_id >> 24, proc_id);
  63. }
  64. #if defined(CONFIG_IDE_PCMCIA) && 0
  65. /* Enable 3.3 V on slot 0 ( VCC )
  66. No 5V */
  67. status = 4;
  68. *pcmcia_bcsr = status;
  69. status |= BCSR_PCMCIA_PC0DRVEN;
  70. *pcmcia_bcsr = status;
  71. au_sync();
  72. udelay(300*1000);
  73. status |= BCSR_PCMCIA_PC0RST;
  74. *pcmcia_bcsr = status;
  75. au_sync();
  76. udelay(100*1000);
  77. /* PCMCIA is on a 36 bit physical address.
  78. We need to map it into a 32 bit addresses */
  79. #if 0
  80. /* We dont need theese unless we run whole pcmcia package */
  81. write_one_tlb(20, /* index */
  82. 0x01ffe000, /* Pagemask, 16 MB pages */
  83. CFG_PCMCIA_IO_BASE, /* Hi */
  84. 0x3C000017, /* Lo0 */
  85. 0x3C200017); /* Lo1 */
  86. write_one_tlb(21, /* index */
  87. 0x01ffe000, /* Pagemask, 16 MB pages */
  88. CFG_PCMCIA_ATTR_BASE, /* Hi */
  89. 0x3D000017, /* Lo0 */
  90. 0x3D200017); /* Lo1 */
  91. #endif /* 0 */
  92. write_one_tlb(22, /* index */
  93. 0x01ffe000, /* Pagemask, 16 MB pages */
  94. CFG_PCMCIA_MEM_ADDR, /* Hi */
  95. 0x3E000017, /* Lo0 */
  96. 0x3E200017); /* Lo1 */
  97. #endif /* CONFIG_IDE_PCMCIA */
  98. return 0;
  99. }